



The revision list can be viewed directly by clicking the title page.

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.



H8/38076R Group

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Super Low Power Series

> H8/38076RF H8/38076R H8/38075R H8/38074R H8/38073R

Rev 4 00 Revision Date: Aug 23, 2006

RenesasTechnology www.renesas.com

Keep safety first in your circuit designs!

 Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
- Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any thirdparty's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



General Precautions on Handling of Product

- 1. Treatment of NC Pins
- Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

- 2. Treatment of Unused Input Pins
- Note: Fix all unused input pins to high or low level. Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a passthrough current flows internally, and a malfunction may occur.
- 3. Processing before Initialization
- Note: When power is first supplied, the product's state is undefined. The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.
- 4. Prohibition of Access to Undefined or Reserved Addresses
- Note: Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.



Configuration of This Manual

This manual comprises the following items:

- 1. General Precautions on Handling of Product
- 2. Configuration of This Manual
- 3. Preface
- 4. Main Revisions for This Edition

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

- 5. Contents
- 6. Overview
- 7. Description of Functional Modules
 - CPU and System-Control Modules
 - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

Renesas

- 8. List of Registers
- 9. Electrical Characteristics
- 10. Appendix
- 11. Index

Rev. 4.00 Aug 23, 2006 Page iv of Ixxii

Preface

H8/38076R Group is single-chip microcomputers made up of the high-speed H8/300H CPU employing Renesas Technology original architecture as their cores, and the peripheral functions required to configure a system. The H8/300H CPU has an instruction set that is compatible with the H8/300 CPU.

- Target Users: This manual was written for users who will be using the H8/38076R Group in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.
- Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8/38076R Group to the target users. Refer to the H8/300H Series Software Manual for a detailed description of the instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions, and electrical characteristics.
- In order to understand the details of the CPU's functions Read the H8/300H Series Software Manual.
- In order to understand the details of a register when its name is known Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bits, and initial values of the registers are summarized in section 23, List of Registers.

Example:	Register name:	The following notation is used for cases when the same or a
		similar function, e.g. serial communication interface, is
		implemented on more than one channel:
		XXX_N (XXX is the register name and N is the channel
		number)
	Bit order:	The MSB is on the left and the LSB is on the right.



Notes:

When using an on-chip debugging emulator (E7) for H8/38076R program development and debugging, the following restrictions must be noted.

- 1. The $\overline{\text{NMI}}$ pin is reserved for the on-chip debugging emulator, and cannot be used.
- 2. Pins P16, P36, and P37 cannot be used. In order to use these pins, additional hardware must be provided on the user board.
- 3. Area H'C000 to H'CFFF is used by the on-chip debugging emulator, and is not available to the user.
- 4. Area H'F380 to H'F77F must on no account be accessed.
- 5. When the on-chip debugging emulator is used, address breaks can be set as either available to the user or for use by the on-chip debugging emulator. If address breaks are set as being used by the on-chip debugging emulator, the address break control registers must not be accessed.
- 6. When the on-chip debugging emulator is used, $\overline{\text{NMI}}$ is an input pin, P16 and P36 are input pins, and P37 is an output pin.
- 7. When on-board programming/erasing is performed in boot mode, the SCI3 (P41/RXD and P42/TXD) is used.
- 8. When using the on-chip debugging emulator, set the FROMCKSTP bit in clock halt register 1 to 1.

Related Manuals: The latest versions of all related manuals are available from our web site. Please ensure you have the latest versions of all documents you require. http://www.renesas.com/

H8/38076R Group manuals:

Document Title	Document No.
H8/38076R Group Hardware Manual	This manual
H8/300H Series Software Manual	REJ09B0213

User's manuals for development tools:

Document Title	Document No.
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	REJ10B0058
H8S, H8/300 Series Simulator/Debugger User's Manual	ADE-702-282
H8S, H8/300 Series High-performance Embedded Workshop 3 Tutorial	REJ10B0024
H8S, H8/300 Series High-performance Embedded Workshop 3 User's Manual	REJ10B0026



Document Title	Document No.
F-ZTAT Microcomputer On-Board Programming	REJ05B0523







Main Revisions for This Edition

Item	Page	Revision (See Manual for Details)										
All		(Before) $E7 \rightarrow (After)$ on-chip debugging emulator										
1.1 Features	2	Compact package										
		Table a	Table amended									
		Package	Co	Code			e	Body Size		Pin Pitch	Remarks	
		QFP-80		QP0080		FP-80A		14×14 I		0.65 mm	_	
		TQFP-80		QP0080		TFP-80C		12 × 12 I		0.5 mm	_	
		P-TFLGA-8	5 PI	LG0085	JA-A	TLP-85V	/	$7 \times 7 \text{mn}$	n	0.65 mm		
1.2 Internal Block	3	Note 2 a	amen	ded								
Diagram		2 The S	SCK4	SI4	SO4	and \overline{N}	MI n	ins ar	e no	ot availab	le when the	
Figure1.1 Internal Block Diagram of H8/38076R Group		on-chip		,,			Þ					
1.4 Pin Functions	19	Table a	menc	led								
Table 1.4 Pin			Pin No.									
Functions		Туре	Symbol	FP-80A TFP-80	, C TLP-85V	Pad No.*1	Pad No.* ²	I/O	Func	tions		
		16-bit timer pulse unit (TPU)	TIOCA1	80	A3	81	80	I/O	Pins for the TGR1A input capture input or output compare output, or PWM output.			
		-	TIOCB1	1	B1	1	1	Input	Pins input.	for the TGR1B i	nput capture	
		-	TIOCA2	2	C1	2	2	I/O	input	for the TGR2A i or output comp I output.		
			TIOCB2	3	B2	3	3	Input	Pins input	for the TGR2B i	nput capture	
2.1 Address Space	24	Figure a	amen	ded								
and Memory Map		Н	D64F380	76R								
Figure 2.1 Memory Map		(Flash memory version) H10005 H10057 H10057 H10058 On-ship ROM (52 kbytes)										
		HOSED Not used										
		Note an	nende	ed								
			to H'	CFFF	and fr	om H'	F38	0 to H	'F77		eas from ed by the	

Item	Page	Revision (See Manual for Details)									
2.8.3 Bit-Manipulation	55	Prior to executing BSET instruction									
Instruction		MOV.B #H'80, R0L									
	57	Prior to executing BCLR instruction									
		MOV.B #H'3F, R0L									
3.1 Exception Sources	60	Table amended									
and Vector Address		Vector Source Origin Exception Sources Number Vector Address Priority									
Table 3.1 Exception Sources and Vector Address		Address break Break conditions satisfied 5 H'000A to H'000B									
3.2 Reset	61, 62	Replaced									
3.3 Interrupts	63	Description amended									
		and WKP7 to WKP0) and 25 internal interrupts (for the flash memory version) or 24 internal									
	The interrupt controller can set interrupts other than NMI to one of three mask levels in order to control multiple interrupts. The interrupt priority registers A to E (IPRA to IPRE) of the interrupt controller set the interrupt mask level.										
3.5.1 Notes on Stack	66	Description amended									
Area Use		To save register values, use PUSH.W Rn (MOV.W Rn, @–SP) or PUSH.L ERn (MOV.L ERn, @–SP). To restore register values, use POP.W Rn (MOV.W @SP+, Rn) or POP.L ERn (MOV.L @SP+, ERn).									
		During interrupt exception handling or when an RTE instruction is executed, CCR contents are saved and restored in word size.									
Section 4 Interrupt	71	Description amended									
Controller		Mask levels settable with IPR									
4.1 Features		An interrupt priority register (IPR) is provided for setting interrupt mask levels. Three mask levels can be set for each module for all interrupts except NMI and address break.									



Item	Page	Revision (See Manual for Details)						
4.3.8 Interrupt Priority		Description amended						
Registers A to E (IPRA to IPRE)	A	IPR sets mask levels (levels 2 to 0) for interrupts other than NMI and address break						
		Setting a value in the range from H'0 to H'3 in the 2-bit groups of bits 7 and 6, 5 and 4, 3 and 2, and 1 and 0 sets the mask level of the corresponding interrupt						
		Table amended						
		(Before) Priority level \rightarrow (After) Mask level						
4.3.9 Interrupt Mask	83	Table amended						
Register (INTM)		(Before) Priority level \rightarrow (After) Mask level						
4.4.1 External	84	(2) WKP7 to WKP0 Interrupts						
Interrupts		The interrupt mask level can be set by IPR.						
		(3) IRQ4, IRQ3, IRQ1, and IRQ0 Interrupts						
		The interrupt mask level can be set by IPR.						
		(4) IRQAEC Interrupts						
		The interrupt mask level can be set by IPR.						
4.4.2 Internal Interrupts	85	• The interrupt mask level can be set by IPR.						
4.5 Interrupt Exception		Description amended						
Handling Vector Table		The lower the vector number, the higher the priority. The priority within a module is fixed. Mask levels for Interrupts other than NMI and address break can be modified by IPR.						



Item	Page	Revision (See Manual for Details)						
4.6 Operation	88	Table amended						
Table 4.3 Interrupt Control States		(Before) priority level \rightarrow (After) mask level						
	-	Description amended						
		2. The following control operations are performed by referencing the INTM1 and INTM0 bits in INTM and the I bit in CCR.						
		• When the I bit is set to 1, the interrupt request is held pending.						
		• When the I bit is cleared to 0 and the INTM1 bit is set to 1, interrupts with mask level 1 or below are held pending.						
		• When the I bit is cleared to 0, the INTM1 bit is cleared to 0, and the INTM0 bit is set to 1, interrupt requests with mask level 0 are held pending.						
		 When the I bit, INTM1 bit, and INTM0 bit are all cleared to 0, all interrupt requests are accepted. 						
	3. If contention occurs between interrupts that are not held pending by the INTM1 and INTM0 bits in the INTM register and the I bit in CCR, the interrupt with the highest priority as shown table 4.2 is selected, regardless of the IPR setting.							
Figure 4.2 Flowchart	89	Figure amended						
of Procedure Up to Interrupt Acceptance		Program execution state Program execution state No Yes NMI or address No Ves NMI or address No Ves No						



Item	Page	Revision (See Manual for Details)								
4.6.1 Interrupt Exception Handling Sequence	91	Figure amended (Before) Address bus \rightarrow (After) Internal address bus (Before) $\overline{RD} \rightarrow$ (After) Internal read signal								
Figure 4.3 Interrupt Exception Handling Sequence		(Before) \overline{HWR} , $\overline{LWR} \rightarrow (After)$ Internal write signal (Before) \overline{D}_{15} to $\overline{D}_{0} \rightarrow (After)$ Internal data bus								
4.6.2 Interrupt Response Times Table 4.4 Interrupt Response Times (States)	92	Table amended No. Execution Status Number of States 1 Interrupt mask level determination 1 or 2*' Note 1 amended 1. One state for internal interrupts and two states for external interrupts.								
4.7.2 Instructions that Disable Interrupts	94	Description amended When an interrupt request is generated, an interrupt is request is sent to the CPU after the interrupt controller has determined the mask level.								
Section 5 Clock Pulse Generators Figure 5.1 Block Diagram of Clock Pulse Generators (Masked ROM Version) (2)	96	Figure amended IRQAEC OSC1 OSC1 OSC2								
5.2 System Clock Generator Figure 5.2 Typical Connection to Crystal Resonator	99	Figure amended Frequency Manufacturer Product Type C1, C2 Recommendation Value 4.19 MHz Kyocera Kinseki Corporation HC-491U-S 22 pF ±20%								
5.2.4 On-Chip Oscillator Selection Method (Supported only by the Masked ROM Version)	100	Description amended The setting takes effect when the rest is cleared. When the on- chip oscillator is selected,								



Item	Page	Revision (See Manual for Details)									
5.3.1 Connecting	101	Description amended									
32.768-kHz/38.4-kHz Crystal Resonator		Clock pulses can be supplied to the subclock generator by connecting a 32.768-kHz or 38.4-kHz crystal resonator,									
Figure 5.5 Typical	•	Figure amended									
Connection to 32.768-kHz/38.4-kHz		Frequency Manufacturer Products Name C1, C2 Recommendation Value Equivalent Series Resistance									
Crystal Resonator		38.4 kHz Epson Toyocom C-4-TYPE 7 pF 30 kΩ max									
		32.768 kHz Epson Toyocom C-001R 7 pF 35 kΩ max									
Figure 5.6 Equivalent	102	Figure amended									
Circuit of 32.768-		$C_{o} = 0.9 \text{ pF(typ.)}$									
kHz/38.4-kHz Crystal Resonator		$R_s = 35 \text{ k}\Omega \text{ (max.)}$									
	102	Description added									
		Notes on Use of Subclock Generator Circuit									
The drive capacity of the subclock generator circuit is lin order to reduce current consumption when operating in t subclock mode. As a result, there may not be sufficient a margin to accommodate some resonators. Be sure to se resonator with an equivalent series resistance (R_s) correct to that shown in figure 5.6.											
5.3.3 External Clock	103	Title amended									
Input Method											
5.4.1 Prescaler S		Description amended									
		The output from prescaler S is shared by the on-chip peripheral modules. In active (medium-speed) mode and sleep (medium-speed) mode,									
5.5.3 Definition of Oscillation Stabilization Wait Time		07 Replaced									
5.5.6 Note on Using	108	Description amended									
Power-On Reset Circuit		The LSI's internal power-on reset circuit can be adjusted by connecting an external capacitor to the $\overline{\text{RES}}$ pin. Adjust the capacitance of the external capacitor to ensure sufficient oscillation stabilization time before reset clearing. For details, see section 21, Power-On Reset Circuit.									



Item	Page	Re	vision (Se	e Man	ual fo	r Details)
6.1.1 System Control	110	Ta	ble amende	ed		
Register 1 (SYSCR1)		Bit	Bit Name	Initial Value	R/W	Description
		6	STS2	0	R/W	When an external clock is to be used, the minimum
		5	STS1	0	R/W	value (STS2 = 1, STS1 = 0, STS0 = 1) is recommended.
		4	STS0	0	R/W	If the internal oscillator is used, the settings CTCS2 = 0, STS = 1, and STS0 = 0 are recommended. If the setting other than the recommended value is made, operation may start before the end of the waiting time.
6.1.2 System	112	Ta	ble amende	ed		
Control Register 2				Initial		
(SYSCR2)		Bit 4	Bit Name NESEL	Value 1	R/W R/W	Description Noise Elimination Sampling Frequency Select
						The subclock pulse generator generates the watch clock signal (ϕ_w) and the system clock pulse generator generates the oscillator clock (ϕ_{osc}). This bit selects the sampling frequency of ϕ_{osc} when ϕ_w is sampled. When $\phi_{osc} = 2$ to 10 MHz, clear this bit to 0. Set it to 1 if the internal oscillator is used.
						0: Sampling rate is $\phi_{osc}/16$.
						1: Sampling rate is $\phi_{osc}/4$.
		1	SA1	0	R/W	Subactive Mode Clock Select 1 and 0
		0	SA0	0	R/W	Select the operating clock frequency in subactive and subsleep modes. The values of SA1 and SA0 do not change if they are written to in subactive mode.
						00: φ _w /8
						01: φ _w /4
						1X:
6.1.3 Clock Halt	113	Tal	ble amende	ed		
Registers 1 and 2 (CKSTPR1 and		Bit	Bit Name	Initial Value	R/W	Description
CKSTPR2)		7	S4CKSTP*1*4	1	R/W*1	SCI4 Module Standby
						SCI4 enters standby mode when this bit is cleared to 0.
		3	_	1	R/W	Reserved
						This readable/writable bit is reserved.
		2	TFCKSTP	1	R/W	Timer F Module Standby
						Timer F enters standby mode when this bit is cleared to 0.
		1	FROMCKSTP*1	*⁴ 1	R/W*1	Flash Memory Module Standby
						Flash memory enters standby mode when this bit is cleared to 0.



Item	Page	Revisio	on (S	ee Ma	anı	ual for D	Detai	ls)			
6.2 Mode Transitions	116	Note an	nend	ed							
and States of LSI		A trans	A transition between different modes cannot be made to occur								
Figure 6.1 Mode Transition Diagram		simply because an interrupt request is generated. Make sure to enable interrupt requests.									
Table 6.2 TransitionMode after SLEEPInstruction Executionand InterruptHandling	118	State Before Transition				SBY TMA3 DTON		Exect	after P Transi Iction Mode	due to	Symbol in Figure 6.1
		Active (medium- speed) mode	0	0	0	*	1	Active (high- speed mode (direc transi	l) t		I
			0	1	0	*	1	Active (medi speec mode (direc transi	um- I) t		
Table 6.3 Internal State in Each Operating Mode	120	Note an	mend	ed			Suba		Subsleep Mode	Standby Mode	,
		Function Peripheral modules	RTC			Watch Mode Functioning/ retained* ⁹		ioning/	Functioning/ retained*9	Function retained	
			Asynch event c		- !-	Functioning*		tioning	Functioning	Function	
			Timer F			Functioning/ retained*7	Funct etaine		Functioning/ retained*7	Retained	1
			TPU			Retained	Retai	ned	Retained	Retained	1
			WDT			Functioning ^{*®} / retained	Functi retaine	ioning* ⁸ / ed	Functioning**/ retained	Functionii retained	ng* [®] /
			SCI3/Irl	DA		Reset	Funct retain	tioning/ ied* ²	Functioning/ retained* ²	Reset	
		 Notes: 6. Only incrementing of the external event timer by ECL/ECH and overflow interrupts operate. 7. Functioning if φw/4 is selected as an internal clock. Halted and retained otherwise. 8. Functioning if the on-chip oscillator is selected. 9. Functioning if the internal time keeping time-base function is 									
		selecte	d and	l retai	ne	d if the i	nterv	/al tir	ner is se	lected	

Rev. 4.00 Aug 23, 2006 Page xvi of Ixxii



Item	Page	Revision (See Manual for Details)							
6.2.5 Subactive	123	Description amended							
Mode		In subactive mode, the system clock oscillator stops but on-chip peripheral modules other than the A/D converter, and PWM function.							
		The operating frequency of subactive mode is selected from $\varphi_w/2,$ $\varphi_w/4,$ and $\varphi_w/8$ by the SA1 and SA0 bits in SYSCR2.							
6.3 Direct Transition	124	Description amended							
		operating frequency modification in active mode							
		If the direct transition interrupt is disabled by IENR2, no direct transition takes place and a transition is made instead to sleep or watch mode.							
		Note: If a direct transition is attempted while the I bit in CCR is set to 1, the device remains in sleep or watch mode, and recovery is not possible.							
6.3.1 Direct Transition	125	Description amended							
from Active (High- Speed) Mode to Active		Example: When $\phi_{osc}/8$ is selected as the CPU operating clock following transition							
(Medium-Speed) Mode		Direct transition time = $(2 + 1) \times \text{tosc} + 14 \times 8\text{tosc} = 115\text{tosc}$							
6.3.2 Direct Transition	126	Description amended							
from Active (High-		Example: When $\phi_w/8$ is selected as the CPU operating clock following transition							
Speed) Mode to Subactive Mode		Direct transition time = $(2 + 1) \times 1$ tosc + 14×1 tsubcyc = 3 tosc + 14 tsubcyc							
6.3.3 Direct Transition	-	Description amended							
from Active (Medium-		Example: When $\phi_{osc}/8$ is selected as the CPU operating clock before transition							
Speed) Mode to Active (High-Speed) Mode		Direct transition time = $(2 + 1) \times 8$ tosc + $14 \times$ tosc = 38 tosc							
6.3.4 Direct Transition	127	Description amended							
from Active (Medium-		Example: When \osc/8 is selected as the CPU operating clock before transition							
Speed) Mode to Subactive Mode		Direct transition time = $(2 + 1) \times 8$ tosc + 14×1 tsubcyc = 24 tosc + 14 tsubcyc							
6.3.5 Direct Transition	-	Description amended							
from Subactive Mode		Example: When $\phi w/8$ is selected as the CPU operating clock before transition and wait							
to Active (High-Speed) Mode		time = 8192 states Direct transition time = $(2 + 1) \times 8$ tw + $(8192 + 14) \times $ tosc = 24tw + 8206tosc							
6.3.6 Direct Transition	128	Description amended							
from Subactive Mode	120	Example: When $\phi_{W/8}$ is selected as the CPU operating clock before transition, $\phi_{ox}/8$ is							
to Active (Medium- Speed) Mode		selected as the CPU operating clock following transition, and the wait time is 8.192 states							
opeed) mode		Direct transition time = $(2 + 1) \times 8tw + (8192 + 14) \times 8tosc$ = $24tw + 65648tosc$							

Item	Page	Revision (Se	e Manı	al for	Detail	s)				
7.3 On-Board Programming Modes	140	The boot program transfers the programming control program from the externally-connected host to on-chip RAM via SCI3 (channel 2)								
7.6 Programmer	151	Description a	mendeo	ł						
Mode		with the on	-chip 64	1-kbyte	flash	memory	(FZTAT64)	√3).		
7.8 Notes on Setting	152	Description a	mendeo	ł						
Module Standby Mode		Even if an interrupt source occurs while the interrupt is in module standby mode, program runaway may occur the vector cannot be fetched.								
9.1.5 Pin Functions	161	Description a	mendeo	1						
		• P15/TIOCB2 pin								
		TPU Channel 2 Setting	Next table Ne		kt table (2)	Next table (3)				
		PCR15			0	1	0	1		
		Pin Function	—		5 input pin	P15 output pin	P15 input pin	P15 output pin		
				1	p	P	-	input pin*		
		becomes	the TIOCB2	2 input pin.		3'00 and the IC s an input pin.	DB3 bit to 1, the p	in function		
		TPU Channel 2 Setting	(2)	(2) (3)			(1)			
		MD1, MD0		B	'00	00 B'10, B'01, B'11				
		IOB3 to IOB0	B'0000	B'1xxx	B'000	1 to B'0111	B'xx	(XX		
		CCLR1, CCLR0				B'xx				
			-	-		Set	ting prohibited			
		CCLR1, CCLR0 Output Function [Legend] x: Don't c	– are.	_		B'xx Setting prohibited				



ltem	Page	F

Revision (See Manual for Details)

9.1.5 Pin Functions 162

Description amended

P14/TIOCA2/TCLKC pin

- Notes: 1. When the MD1 and MD0 bits are set to B'00 and the IOA3 bit to 1, the pin function becomes the TIOCA2 input pin.
 - Clear PCR14 to 0 when using TIOCA2 as an input pin.
 - When the TPSC2 to TPSC0 bits in TCR_2 are set to B'110, the pin function becomes the TCLKC input pin.
 Clear PCR14 to 0 when using TCLKC as an input pin.

TPU Channel 2 Setting	(2)	(1)	(2)	(1)	(1)	(2)
MD1, MD0	B	00	B'1x	B'10	B'11	
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Other than B'xx00 Other than B'		B'xx00
CCLR1, CCLR0	—	—	—	—	Other than B'01	B'01
Output Function	_	Output compare output	_	PWM mode 1* output	PWM mode 2 output	_

[Legend] x: Don't care.

Note: * The output of the TIOCB2 pin is disabled.

P13/TIOCB1/TCLKB pin

TPU Channel 1 Setting	Next table (1)	Next ta	ble (2)	Next table (3)			
PCR13	—	0	1	0	1		
Pin Function	—	P13 input pin P13 output pin		P13 input pin	P13 output pin		
				TIOCB1 input pin			
			TCLKB in	put pin*			

Note: * When the TPSC2 to TPSC0 bits in TCR_1 or TCR_2 are set to B'101, the pin function becomes the TCLKB input pin.

Clear PCR13 to 0 when using TCLKB as an input pin.

(2)	(3)	(1)						
	B'(00 B'10, B'01, B'11						
B'0000	B'1xxx	B'0001 to B'0111 B'xxxx						
	B'xx							
—		Setting prohibited						
		Bi	B'000 B'1xxx B'0001 to B'01111 B'xx					

[Legend] x: Don't care.

164

163

• P12/TIOCA1/TCLKA pin

- Notes: 1. When the MD1 and MD0 bits are set to B'00 and the IOA3 bit to 1, the pin function becomes the TIOCA1 input pin.
 - Clear PCR12 to 0 when using TIOCA1 as an input pin.
 - When the TPSC2 to TPSC0 bits in TCR_1 or TCR_2 are set to B'100, the pin function becomes the TCLKA input pin.

Clear PCR12 to 0 when using TCLKA as an input pin.



ltem		

9.2.5 Pin Functions 169

Page

Revision (See Manual for Details)

Description amended

P32/TXD32/SCL pin

The pin function is switched as shown below according to the combination of the PCR32 bit in PCR3, ICE bit in ICRR1, TE bit in SCR32, and SPC32 bit in SPCR.

ICE		1		
SPC32		0	1	×
TE		x	x	×
PCR32	0	1	x	x
Pin Function	P32 input pin	P32 input pin P32 output pin		SCL I/O pin

[Legend] x: Don't care.

Note: * If SPC32 is set to 1 and TE is cleared to 0, the mark state is entered and 1 is output from the TXD32 output pin.

• P31/RXD32/SDA pin

The pin function is switched as shown below according to the combination of the PCR31 bit in PCR3, ICE bit in ICCR1, and RE bit in SCR32.

ICE		1		
RE	()	1	×
PCR31	0	1	х	x
Pin Function	P31 input pin	P31 output pin	RXD32 output pin	SDA I/O pin

[Legend] x: Don't care.

170 • P30/SCK32/TMOW pin

The pin function is switched as shown below according to the combination of the TMOW bit in PMR3, PCR30 bit in PCR3, CKE 1 and CKE 0 bits in SCR32, and COM bit in SMR32.

TMOW		1				
CKE 1		0			1	x
CKE 0		0		х	х	
COM	C)	1	1 x x		x
PCR30	0	1	x		х	x
Pin Function	P30 input pin	P30 output pin	SCK32 output pin		SCK32 input pin	TMOW output pin

[Legend] x: Don't care.

RENESAS

Item	Page	Revision (See Manual for Details)								
9.3.4 Pin Functions	174	Descriptio	n amen	ded						
		P42/TXD31/IrTXD/TMOFH pin								
		TMOFH 0								
		SPC31		0			1	x		
		TE		x			x	x		
		IrE		x		0	1	x		
		PCR42	0		1	х	x	x		
		Pin Function	P42 inpu	it pin P	42 output pin	TXD31 o pin	utput IrTXD ou pin*			
	475	Note: * If SF the	TXD32 outp	ut pin, and (rk state is enterec KD pin.	, 1 is output from		
	175	• P40/SCk	31/11/1	r pin						
		TMIF			0			1		
		CKE1		0			1	×		
		CKE0		0		1 0	1	x		
		COM PCR40	0	0 1	1 x	x x	x	x		
		Pin Function	P40 input	P40 outpu				TMIF input		
		pin pin output pin input pin prohibited pin								
		[Legend] x: Don't care.								
9.8.4 Pin Functions	190	Description amended • P92/IRQ4 pin								
		IRQ4		0				1		
		PCR92		0		1	0	1		
		Pin Function	P9	2 input pin	P92 ou	tput pin	IRQ4 input pin	Setting prohibited		
								4		
9.9.3 Pin Functions	192, 193	Replaced								
9.10.3 Pin Functions	197	Descriptio	n amen	ded						
		• PB2/AN2	2/IRQ3	oin						
		IRQ3			0		1			
		CH3 to CH0		ther than B'0110	B'O	0110)	C		
		Pin Function	PB	2 input pin	AN2 ir	nput pin	IRQ3 i	nput pin		
		[Legend] x: D	on't care.							
		• PB1/AN	1/IRQ1	oin						
		IRQ1			0		1			
		CH3 to CH0		ther than B'0101	B'	0101	I	x		
		Pin Function	PB	1 input pin	AN1 i	input pin	IRQ1	input pin		

[Legend] x: Don't care.



ltem	Page	Revi	sion (Se	ee Mai	nual f	or Details)		
9.10.3 Pin Functions	197	Description amended						
		• PB0/AN0/IRQ0 pin						
		IRQ0 CH3 t	o CH0	Oth	er than	0 B'0100	1 X	
		Ono t	0 0110		0100	20100	_	
			unction		nput pin	AN0 input pin	IRQ0 input pin	
		[Legen	d] x: Don't	care.				
9.11.1 Serial Port	199	Table	e amenc	ded				
Control Register		(Befo	ore) outp	out data	$a \rightarrow (r)$	After) the outpu	ut data polarity	
(SPCR)		(Befo	ore) inpu	ıt data	\rightarrow (At	iter) the input o	lata polarity	
9.12.1 How to Handle	200	Desc	ription a	amend	ed			
Unused Pin			n unuse e of the				recommended to handle it	
		S	et the ou	itout of	f the u	inused nin to h	igh and pull it up to Vcc	
		— Set the output of the unused pin to high and pull it up to Vcc with an external resistor of approximately 100 k Ω .						
		— Set the output of the unused pin to low and pull it dow GND with an external resistor of approximately 100 k Ω .						
10.3.5 RTC Control	206	Table	e amenc	ded				
Register 1 (RTCCR1)				Initial				
		Bit 3	Bit Name	Value	R/W R/W*	Description Reserved		
		2 to 0	_	0 All 0		Reserved		
						These bits are alway	s read as 0.	
		Note:	* Only 0 c	an be writ	ten to this	s bit.		
10.3.7 Clock Source	208	Desc	ription a	amend	ed			
Select Register		Δ	free runi	nina ca	ninter	controls start/	stop of counter operation	
(RTCCSR)							the other than $\frac{\phi w}{4}$ is	
		•	cted,					
			,	Initial				
		Bit	Bit Name	Value	R/W	Description		
		3	RCS3	1	R/W	Clock Source Select		
		2	RCS2	0	R/W		Free running counter operation	
		1 0	RCS1 RCS0	0 0	R/W R/W		Free running counter operation Free running counter operation	
		U	RUSU	U	R/W		5	
							Free running counter operation Free running counter operation	
							Free running counter operation	
							Free running counter operation	
							Free running counter operation	
						1000: øw/4 ·····	RTC operation	
						Settings other than	the above are prohibited.	



Item	Page	Revision (See Manual for Details)										
10.6.2 Notes on Using Interrupts	g 213	Added										
11.6.1 16-Bit Timer	226	Description amer	nded									
Mode		simultaneously, t compare match s	If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, a compare match signal may or may not be generated when the written data and the counter value match									
11.6.2 8-Bit Timer	226	Description amer	Description amended									
Mode		(1) TCFH, OCRE	ΞH									
		If an OCRFH write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, a compare match signal may or may not be generated when the written data and the counter value match										
	227	Description amer	Description amended									
		(2) TCFL, OCRF	Ľ									
		If an OCRFL write and compare match signal gene simultaneously, the compare match signal is invali compare match signal may or may not be generat written data and the counter value match										
11.6.3 Flag Clearing	227	Description amer	nded									
		• •	nula, please substitute in used instruction.	the longest number of								
Section 12 16-Bit	231	Description amer	nded									
Timer Pulse Unit (TPU) 12.1 Features		A maximum 2-phase PWM output is possible in combination with synchronous operation										
Table 12.1 TPU	232	Table amended										
Functions		Item	Channel 1	Channel 2								
		I/O pin	TIOCA1	TIOCA2								
		Input pin	TIOCB1	TIOCB2								
		Counter clear function	TGR compare match or input capture	TGR compare match or input capture								
		Compare 0 output	0									
		output 1 output	0									
		Toggle output	0	=								

Item	Page	Revis	Revision (See Manual for Details)										
12.1 Features	233	Figur	e amer	nded									
Figure 12.1 Block		Input/output pins											
Diagram of TPU													
		0	Input p										
			Channel 1: TIOCB1										
12.2 Input/Output	222	Tabla	amen	dod	•								
12.2 Input/Output Pins	233	Channe		Symbol	I/O	E.m.et							
-		1	91	TIOCA1	1/O	Funct TGRA	_1 input capture input/output	compare					
Table 12.2 Pin						output	/PWM output pin	·					
Configuration		2		TIOCB1 TIOCA2	Input I/O		_1 input capture input _2 input capture input/output of	pin					
		2		HOCAZ	1/0		/PWM output pin	compare					
				TIOCB2	Input	TGRB	_2 input capture input	pin					
12.3.3 Timer I/O	239	Table	amen	ded									
Control Register			Description										
(TIOR)		Bit 7	Bit 6	Bit 5	Bit 4	TGRB_1							
Table 12.7 TIOR_1		10B3 0	10B2 0	10B1 0	IOB0 0	Function Output	TIOCB1 Pin Function Output disabled						
(Channel 1)		0	0		1	- compare	Setting prohibited						
				1	0	register							
					1	-							
			1	0	0	-							
				1	1	-							
				1	1	-							
	••												
Table 12.8 TIOR_2	240	Table	amen	ded									
(Channel 2)							Description						
		Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_2 Function	TIOCB2 Pin Function						
		0	0	0	0	Output compare	Output disabled						
				_	1	register	Setting prohibited						
				1	0	-							
			1	0	1	-							
				0	1	-							
				1	0	-							
					1								



Item	Page	Revision (See Manual for Details)								
12.4.2 8-Bit Registers	248	Description amended								
		Registers other than TCNT and TGR are 8-bit								
		Examples of 8-bit register access operation are shown in figures 12.3 and 12.4								
Figure 12.5 8-Bit Register Access Operation [CPU \leftrightarrow TCR and TMDR (16 Bits)]		Deleted								
12.5.1 Basic	252	Description amended								
Functions		Figure 12.9 shows an example of 1 output.								
(2) Waveform Output by Compare Match		and settings have been made such that 1 is output by compare match A								
Figure 12.9 Example of 1 Output Operation	253	Figure title and figure amended								
	253	Description amended								
Figure 12.10 Example of Toggle Output Operation		In this example, TCNT has been designated as a periodic counter (with counter clearing on compare match A), and settings have been made such that the output is toggled by compare match A . Figure amended TONT value Counter cleared by TGRB compare match TGRA H0000 TOCA								

Item	Page	Revision (See Manual for Details)								
12.5.4 PWM Modes	259	Description amended								
(2) PWM Mode 2		In PWM mode 2, PWM output is enabled up to $\frac{2}{2}$ phases.								
Table 12.12 PWM	260	Table amended								
Output Registers and		(Before) TIOCB1 \rightarrow (After) —								
Output Pins		(Before) TIOCB2 \rightarrow (After) —								
(4) Examples of	261	Description amended								
PWM Mode Operation		Figure 12.18 shows an example of PWM mode 1 operation. , 0 is set for the TGRA initial output value , and 1 is set as the TGRB output value.								
		TGRB_2 compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGRA_1, TGRB_1, and TGRA_2), outputting a 2-phase PWM waveform.								
		In this case, the value set in TGRB_2 is used as the cycle,								
Figure 12.19	262	Figure amended								
Example of PWM Mode Operation (2)	Synchronous clearing by TGRB_2 compare match									
	TCNT_1 and TCNT_2									
		TGRB_2								
		TGRA_2								
		TGRA_1								
		H'0000								
		TIOCA1								
13.3.1 Event	281	Description added								
Counter PWM		Always read or write to this register in word size.								
Compare Register (ECPWCR)										
13.3.2 Event	282	Description added								
Counter PWM Data Register (ECPWDR)		Always read or write to this register in word size.								

Item	Page	Revis	ion (Se	e Man	ual f	or Detai	ls)		
13.3.6 Event Counter	287	Table	amend	ed					
H (ECH)		Bit	Bit Name	Initial Value	R/W	Descript	ion		
		7	ECH7	0	R			chronous event	
		6	ECH6	0	R			w signal from lo ected as the inpu	
		5	ECH5	0	R	ECH can	be cleared to H	1'00 by clearing	
		4	ECH4	0	R	ESSCR t	o 0.		
		3	ECH3	0	R				
		2	ECH2	0	R				
		1	ECH1	0	R				
		0	ECH0	0	R				
13.3.7 Event Counter		Table	amend	ed					
L (ECL)		Bit	Bit Name	Initial Value	R/W	Descript	ion		
		7	ECL7	0	R			chronous event	
		6	ECL6	0	R			ed as the input o I'00 by clearing (
		5	ECL5	0	R	to 0.			
		4	ECL4	0	R				
		3	ECL3	0	R				
		2	ECL2	0	R				
		1	ECL1	0	R				
		0	ECL0	0	R				
13.4.4 Event Counter	290	Figure	e ameno	ded					
PWM Operation		toff = (T	× (Ndr +1)) – tcyc			ton: Clock	input enable	time
Figure 13.4 Event			→		-			input disable	
5								conversion pe	
Counter Operation			- te	on 🕨				VM input cloc	
Waveform				>				of ECPWDR	,
		tcm	$n = T \times (N_{c})$	m +1) ่			Fixed	low when Nd	r =H'FFFF
							Ncm: Value	of ECPWCR	1
							tcyc: Syste	em cock (ø) cy	cle time
Table 13.2 Examples	291	Table	amend	ed					
of Event Counter PWM		Clock	Clock						
Operation		Source Selectio	Source on Cycle (1	ECPV)* Value		ECPWDR Value (Ndr)	toff = T x (Ndr + 1)	tcm = T x (Ncm + 1)	ton = tcm – toff
		ф/2	0.5 µs	H'7A1	1	H'16E3	2.92975 ms	15.625 ms	12.69525 ms
		ф/4	1 µs	D'312	49	D'5859	5.85975 ms	31.25 ms	25.39025 ms
		ф/8	2 µs				11.71975 ms	62.5 ms	50.78025 ms
		ф/16	4 µs				23.43975 ms	125.0 ms	101.56025 ms
		¢/32	8 µs				46.87975 ms	250.0 ms	203.12025 ms
		+, = =	0 40				40.07070 1110	200.0 1115	203.12025 1115



Item	Page	Revision (See Manual for Details)									
13.5 Operating States of Asynchronous Event Counter		Notes: 1. When an asynchronous external event is input, the counter increments. However, an interrupt request is issued when the counter overflows.									
Table 13.3 Operating States of Asynchronous Event Counter											
13.6 Usage Notes	293	Table amended									
Table 13.4 Maximum Clock Frequency		Maximum Clock Frequency Mode Input to AEVH/AEVL Pin									
Clock rrequeries		Active (high-speed) 10 MHz									
		Active (medium-speed), sleep (medium-speed) $(\phi_{osc}/B) = 2 \cdot f_{osc}$ $(\phi_{osc}/16) = f_{osc}$									
		$(\phi_{osc}/32)$ $1/2 \cdot f_{osc}$									
		$(\phi_{\rm osc}/64)$ 1/4 · f _{osc}									
	294	Description added									
		If the flash version is used with the IRQAEC pin fixed at high level, simply switching to a mask ROM version will result in the on-chip oscillator being used.									
14.1 Features	295	or the WDT on-chip oscillator can be selected as the timer-counter clock.									
Figure 14.1 Block	296	Figure amended									
Diagram of											
Watchdog Timer		WDT on-chip oscillator									
14.2.1 Timer	298	Note * added									
Control/Status		Initial									
Register WD1		Bit Bit Name Value R/W Description									
(TCSRWD1)		2 WDON 0 R/W Watchdog Timer On TCWD starts counting up when the WDON bit is set to 1 and halts when the WDON bit is cleared to 0.									
		Note: * When transitioning to the watch mode or standby mode while the main internal clock is selected (CKS3 = 1) using timer mode register WD (TMWD), make sure to clear WDON to 0 to halt operation of TCWD.									

RENESAS

Item	Page	Revision (See Manual for Details)								
14.2.2 Timer	300	Note 4 amended								
Control/Status Registe WD2 (TCSRWD2)	r	 In subactive mode, clear this flag after setting the CKS3 to CKS0 bits in TMWD to B'0XXX (WDT on-chip oscillator). 								
14.2.4 Timer Mode	301	Description amended								
Register WD (TMWD)		Bit Bit Name Initial Value R/W Description 3 CKS3 1 R/W 0XXX: WDT on-chip oscillator 2 CKS2 1 R/W For the WDT on-chip oscillator 1 CKS1 1 R/W For the WDT on-chip oscillator 0 CKS0 1 R/W In active (medium-speed) mode or sleep (medium-speed) mode, the setting of B'0XXX and interval timer mode is disabled.								
14.3.1 Watchdog Timer Mode	302	Description amended The internal reset signal is output for a period of 256 ϕ_{osc} clock cycles								
Figure 14.2 Example of Watchdog Timer Operation		Figure amended (Before) 512 ϕ_{osc} clock cycles \rightarrow (After) 256 ϕ_{osc} clock cycles								
14.3.2 Interval Timer	303	Figure amended								
Mode		(Before) WT/ $\overline{\text{IT}} = 0 \rightarrow (\text{After}) \text{WT}/\overline{\text{IT}} = 1$								
Figure 14.3 Interval Timer Mode Operation		TME = 1								
Section 15 Serial	305	Description amended								
Communication Interface 3 (SCI3, IrDA	\)	The serial communication interface 3 (SCI3) can handle both asynchronous and clocked synchronous serial communication or an Asynchronous Communication Interface Adapter (ACIA).								
		The SCI3_1 can transmit and receive IrDA								
15.3.5 Serial Mode Register (SMR)	312	Initial Bit Bit Name Initial R/W Description 2 MP 0 R/W 5-Bit Communication When this bit is set to 1, the 5-bit communication format is enabled. When writing 1 to this bit, always write 1 to bit 5 (RE) at the same time. In addition, 1 must be written to bit 3 (MPIE) in the serial control register (SCR) before writing 1 to this bit.								



13	Table Bit 1 0	e amende Bit Name CKS1 CKS0	d Initial Value	R/W	
	1	CKS1	Value	R/W	
	-		0		Description
	0	CKS0		R/W	Clock Select 0 and 1
			0	R/W	These bits select the clock source for the on-chip baud rate generator.
					00: ϕ clock (n = 0)
					01: $\phi w/2$ or ϕw clock (n = 1)
					10: \phi/16 clock (n = 2)
					11:
					When the setting value is 01 in active (medium- speed/high-speed) mode and sleep (medium- speed/high-speed) mode ϕ /2 clock is set. In subacive mode and subsleep mode, ϕ w clock is set. The SCI3 is enabled only, when ϕ w/2 is selected for the CPU operating clock.
					For the relationship between the bit rate register setting and the baud rate, see section 15.3.8, Bit Rate Register (BRR). n is the decimal representation of the value of n in BRR (see section 15.3.8, Bit Rate Register (BRR)).
15	Table	e amende	d		
	Bit	Bit Name	Initial Value	R/W	Description
	3	MPIE	0	R/W	Reserved
18	Table	e amende	d		
			Initial		
	Bit	Bit Name	Value	R/W	Description
	1	MPBR	0	R	Reserved
					This bit is read-only and reserved. It cannot be written to.
	0	MPBT	0	R/W	Reserved
					The write value should always be 0.
	15	Bit 3 18 Table Bit 1	Bit Bit Name 3 MPIE 18 Table amende Bit Bit Name 1 MPBR	Bit Bit Name Initial Value 3 MPIE 0 3 MPIE 0 18 Table amended Initial Bit Name Bit Bit Name Value 1 MPBR 0	Bit Bit Name Initial Value R/W 3 MPIE 0 R/W 18 Table amended Bit Bit Name Initial Value R/W 1 MPBR 0 R



Item	Page	Revis	sio	n (Se	ee Ma	nua	l for	Detail	s)					
15.3.8 Bit Rate	319	Desc	ript	ion a	mend	ed								
Register (BRR)		[Asynch	ron	ous Mo	de]									
			N = Erro activ N =] B N	$\frac{OS}{32 \times 2}$ $r (\%) =$ $\frac{OS}{64 \times 2}$ $\therefore Bi$ $SC: \phi_{0}$ Ba	$\frac{BC^{2n} \times B}{B (bit rate}$ $\frac{B (bit rate}{bsleep}$ $\frac{SC}{2n} \times B = -$ it rate (bit RR setting) $\frac{BC}{sc} value (c)$ and rate g	1 e obtai 1 /s) g for t Hz) eenerat	ned from R (bit ra baud rate	n, N, ϕ) – ate in left-h e generato	R (bit) and c or (0 s	rate in left olumn in t $\leq N \leq 25$ \cdot (n = 0,	5)	mn in 1	able 15.3)) × 100
		T - 1-1 -				ni bet	weenna		OCK I	5 5110 W 11		5.5)		
Table 15.3 Examples of BRR	320	Table	ar								_			
Settings for Various		32.8kHz				38.4kHz			2MF			2.09715		
Bit Rates		Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
(Asynchronous		110	—	_	_	_			2	35	-1.36	2	36	0.64
Mode) (1)		150	_	_		0	3	0.00	2	25	0.16	2	26	1.14
		200	_	_		0	2	0.00	2	19	-2.34	3	4	2.40
		250	-	1	2.50	_	—	_	0	249	0.00	3	3	2.40
		300	—	_	_	0	1	0.00	0	207	0.16	0	217	0.21
		600	—	-	_	0	0	0.00	0	103	0.16	0	108	0.21
		1200	—	—	_			_	0	51	0.16	0	54	-0.70
		2400	_	_	_	_		_	0	25	0.16	0	26	1.14
Table 15.3	321	Table	ar	nend	led									
Examples of BRR	-			2.4576	SMHz		3MF	łz		3.6864	MHz		4MI	Ηz
Settings for Various		Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
Bit Rates		110	3	10	-0.83	2	52	0.50	2	64	0.70	2	70	0.03
(Asynchronous		150	3	7	0.00	2	38	0.16	3	11	0.00	2	51	0.16
Mode) (2)		200	3	5	0.00	2	28	1.02	3	8	0.00	2	38	0.16
		250	2	18	1.05	2	22	1.90	2	28	-0.69	2	30	0.81
		300	3	3	0.00	3	4	-2.34	3	5	0.00	2	25	0.16
		600	3	1	0.00	0	155	0.16	3	2	0.00	0	207	0.16



Page Revision (See Manual for Details)

Item	Page	Revisio	Revision (See Manual for Details)											
15.3.8 Bit Rate	322	Table a	mend	ed										
Register (BRR)			4.9152	MHz		5Mł	Ηz		6MI	Hz		6.144	MHz	
Table 15.3		Bit Rate (bit/s) n	N	Error (%)	n	N	Error (%)		N	Error (%)	n	N	Error (%)	
Examples of BRR		110 2	86	0.31	2	88	-0.25	2	106	-0.44	2	108	0.08	
Settings for Various		150 3	15	0.00	2	64	0.16	2	77	0.16	3	19	0.00	
Bit Rates		200 3	11	0.00	2	48	-0.35	2	58	-0.69	3	14	0.00	
(Asynchronous		250 2	37	1.05	2	38	0.16	2	46	-0.27	3	11	0.00	
Mode) (3)		300 3	7	0.00	2	32	-1.36	2	38	0.16	3	9	0.00	
		600 3	3	0.00	0	255	1.73	3	4	-2.34	3	4	0.00	
		1200 3	1	0.00	0	129	0.16	0	155	0.16	2	9	0.00	
Table 15.5 Maximum Bit Rate	324	Table amended Setting OSC (MHz) Maximum Bit Rate (bit/s) n N												
for Each Frequency		OSC (MHz)				Bit Rat	te (bit/s)		n			N		
(Asynchronous		0.0328		512	_				0			0		
Mode)		0.0384			600				0			0		
		2	625	500				0	0 0					
Table 15.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode)	325	Table a	mend		.8 kHz			38	.4 kHz			2 MHz	:	
		Bit Rate		-	-									
		(bit/s)	n	Ν	Erro	or (%)	n	N	Error (%	5) n	Ν	Err	or (%)	
(1)		200	0	20	-2.3	8	0	23	0.00	2	15	5 0.1	6	
(-)		250	0	15	2.50		0	18	1.05	2	12	4 0.0	0	
		300	0	13	-2.3	8	0	15	0.00	2	103	3 0.1	6	
		500	0	7	2.50		-		-	2	62	-0.		
		1k	0	3	2.50					2	30	0.8	1	
Table 15.6 BRR	326	Table a	nd no	te am	nend	ed								
Settings for Various		ф		4	MHz			8	MHz			10 MH	z	
Bit Rates (Clocked		Bit Rate						-				-		
Synchronous Mode)		(bit/s)	n	N	Erro	or (%)	n	N	Error (%	5) n	N	Err	or (%)	
(2)		10k	0	99	0.00		0	199	0.00	2	15	-2.	34	
		The	Active (m Active (m N = Subactive N = Bit rat BRR : C: ϕ_{osc} v: Baud	et in BRF nedium-s = $\frac{OS}{4 \times 2^2}$ e or subs = $\frac{OS}{8 \times 2^2}$ te (bit/s) setting for alue (Hz rate gen	R is give speed/f $\frac{SC}{2n \times B}$ sleep $\frac{SC}{2n \times B}$ or bauc	en by th nigh-spe - 1 - 1 d rate ge	enerator (ock numb	ng fo eep (0 ≤ I	rmula: (medium-s	r 3)		(5		

RENESAS

Item	Page	Rev	isior	ı (Se	e Ma	nual	for Details	6)				
15.3.9 Serial Port	328	Tabl	e arr	nend	ed							
Control Register					Initial							
(SPCR)		Bit		lame	Value	R/W	Description					
		3	SCI	1V3	0	R/W		tput Data Inverser the polarity of		of the		
								of TXD32 pin is	not inverted.			
								of TXD32 pin is				
		2	SCI	SCINV2		R/W	RXD32 Pin Inp	ut Data Inversio	n Switch			
							Selects whether the polarity of input data of the RXD32 pin is inverted or not.					
								of RXD32 pin is				
		1	SCIN	.1\/1	0	R/W		of RXD32 pin is tput Data Invers				
		'	001		0	1.7.4.4		-		of the		
							Selects whether the polarity of output data of the TXD31 pin is inverted or not.					
								of TXD31 pin is				
		0	SCI	11/0	0	R/W		of TXD31 pin is ut Data Inversio				
		0	301	NVU	0	N/ W		er the polarity of		the RXD31		
							•	RXD31 pin is n	ot inverted.			
							1: Input data of	RXD31 pin is ir	nverted.			
15.4.1 Clock	332	Tabl	Table amended									
Table 15.8 Data	Solution State Serial Data Transfer Format and Frame CHR PE MP STOP 1 2 3 4 5 6 7 8 5						Serial Data Tra	ansfer Format and F	rame Length			
Transfer Formats							3 9 10	10 11 12				
(Asynchronous Mode)		0	0	1	0			Setting prohibited		1		
(Asynchronous Mode)												
		0	0	1	1		Setting prohibited					
										·····		
		1	0	1	0		Setting prohibited			1 1 1		
		1	0	1	1		Setting prohibited			<u></u>		
		l	l		Jl							
Table 15.9 SMR	333	Tabl	e am	nend	ed							
Settings and				SM	2			Data	Transfer For	mat		
Corresponding Data		Bit 7	Bit 6	Bit 2	Bit 5	Bit 3	_	Dulu	Transier For	Stop Bit		
Transfer Formats		COM	CHR	MP	PE	STOP	Mode	Data Length	Parity Bit			
		0	0	1	0	0	Asynchronous mode	Setting prohibited				
					1	0		5-bit data	No	1 bit		
						1	_			2 bits		
			1		0	0	-	Setting prohibited				
					1	0		5-bit data	Yes	1 bit		
						1				2 bits		
15.4.2 SCI3 Initialization	335	Figu [4] V				e bit i	interval, th	en set the	TE bit	or RE bit in		
Figure 15.4 Sample		SCR	to 1	. Se	tting I	oits T	E and RE	enables tl	ne TXD3	31 (TXD32)		
SCI3 Initialization		and	RXD	31 (RXĎ3	32) pir	ns to be us	ed. Also	set the I	RIÈ, TIE, and		
Flowchart		TEIE			its,	<i>,</i> ,				. , -		
					,							

Item	Page	Revision (See Manual for Details)							
15.4.3 Data Transmission	337	Figure amended							
Figure 15.6 Sample Serial Transmission Flowchart (Asynchronous Mode)		[3] Break output? Yes Clear PDR to 0 and set PCR to 1 Clear SPC31 (SPC32) bit in SPCR and TE bit in SCR to 0* <pre> Clear SPC31 (SPC32) bit in SPCR and TE bit in SCR to 0* </pre>							
15.6 Multiprocessor Communication Function		Deleted							
15.6.1 Transmission	348	Description amended							
		a high-level pulse width of at least 1.41 μs to 1.6 μs can be specified.							
Figure 15.16 IrDA	349	Figure amended							
Transmission and Reception		(Before) 3/16 bit cycle \rightarrow (After) 3/16 bit rate							
15.6.2 Reception	349	Description amended							
		If a pulse has a high-level width of less than 1.41 $\mu s,$							
15.8.2 Mark State and	354	Description amended							
Break Sending		Regardless of the value of TE, when the SPCR31 (SPCR32) bit in SPCR is cleared to 0, the TXD31 (TXD32) pin is used as an I/O port whose direction (input or output) and level are determined by PCR and PDR. This can be used to set the TXD31 (TXD32) pin to mark state (high level) or send a break during serial data transmission. To maintain the communication line at mark state (1) until SPCR31 (SPCR32) in SPCR is set to 1, set both PCR and PDR to 1. As SPCR31 (SPCR32) in SPCR is cleared to 0 at this point, the TXD31 (TXD32) pin becomes an I/O port, and 1 is output from the TXD31 (TXD32) pin. To send a break during serial transmission, first set PCR to 1 and PDR to 0, and then clear SPCR31 (SPCR32) and TE to 0. If TE is cleared to 0 immediately after SPCR31 (SPCR32) is cleared to 0, the transmitter is initialized regardless of the current transmission state after TE is cleared, and when SPCR31 (SPCR32) is cleared to 0 the TXD31 (TXD32) pin becomes an I/O port and 0 is output from it.							



Item	Page	Revision (See Manual for Details)						
17.3.2 PWM Data Register (PWDR)	381	Description amended						
		When data is written to the lower 14 bits of PWDR,						
		The initial value of PWDR is 0, and it is always read as H'FFFF.						
		Always write to this register in word size.						
17.4 Operation	382, 383	Replaced						
17.5 PWM Operating States	384	Adde	ed					
17.6 Usage Notes	-							
18.3.1 A/D Result Register (ADRR)	387	Description added						
		Always read this register in word size.						
18.7 Usage Notes	396	Description amended						
		If a large capacitance is provided externally as a countermeasure, the input load essentially comprises only the internal input resistance of 10 k Ω , and the signal source impedance can be ignored.						
18.7.3 Additional Usage Notes	397	Title amended						
19.3.1 LCD Port Control Register	402	Table amended						
		Bit 7: DTS1	Bit 6: DTS0	Bit 5: CMX	Duty Cycle	Common Drivers	Notes*	
(LPCR) Table 19.2 Duty Cycle		0	0	0	Static	COM1	Leave COM4, COM3, and COM2 in open drain state	
and Common Function				1		COM4 to COM1	COM4, COM3, and COM2 output the same waveform as COM1	
Selection			1	0	1/2 duty	COM2 to COM1	Leave COM4 and COM3 in open drain state	
				1	_	COM4 to COM1	COM4 outputs the same waveform as COM3, and COM2 outputs the same waveform as COM1	
		1	0	0	1/3 duty	COM3 to COM1	Leave COM4 in open drain state	
				1		COM4 to COM1	Leave COM4 in open drain state	
			1	0	1/4 duty	COM4 to COM1	-	
		Note: * If SGS3 to SGS0 are set to B'0000, the power supply voltage level of PA0 to PA3 and COM1 to COM4 is Vcc. If the setting of SGS3 to SGS0 is other than B'0000, the power supply voltage level of PA0 to PA3 and COM1 to COM4 is the LCD drive power supply voltage level.						
19.3.2 LCD Control	403	Note 3 amended						
Register (LCR)		3. This is the frame frequency in active (medium-speed, $\phi_{OSC}/8$) mode when $\phi_{OSC} = 2$ MHz.						
Table 19.4 Frame Frequency Selection		mod	e wh	en φ _C	sc = 2	MHZ.		



Item	Page	Revision (See Manual for Details)					
19.3.4 A/D	407	Note amended					
Start/Status Register (ADSSR)		Notes: Setting Method for LCD Trimming Register (LTRMR) Assuming the following definitions,					
		V1 initial state voltage: A					
		LTRMR register TRM3 to TRM0: B					
		CTRM2 to CTRM0: C					
		rough guidelines for the voltages after trimming are as follows:					
		V1 voltage = A + B + C					
		V2 voltage = $(A + B + C) \times 2/3$					
		V3 voltage = $(A + B + C) / 3$					
		After monitoring voltage A, set B and C so the V1 voltage is 3 V.					
19.3.5 BGR Control Register (BGRMR)	409	Description amended					
		Initial Bit Bit Name Value R/W Description 2 to 0 — All 0 R/W Reserved This bit is always read as 0, and only 0 can be written to it.					
19.4.3 3-V Constant- Voltage Power Supply Circuit	417	Note 4 added					
		 Initially, the step-up circuit output voltage differs among individual devices due to production variation. Therefore, make sure to adjust the settings of the LCD trimming register (LTRMR) individually for each device. 					
19.5 Usage Notes	420	Added					
19.5.1 Pin Processing when No LCD Controller/Driver Is Used	-						
19.5.2 Pin Processing when No 3 V Constant Voltage Circuit Is Used	-						



Item	Page	Revision (See Manual for Details)										
20.3.5 I ² C Bus	434	Description amended										
Status Register		Initial										
(ICSR)		Bit Bit Name Value R/W Description										
. ,		3 STOP 0 R/W Stop Condition Detection Flag										
		[Setting conditions]										
		 When a stop condition is detected after comple a frame transfer is master made 	etion of									
		a frame transfer in master modeWhen a stop condition is detected after the first	t byte									
		slave address and SAR match following a gene										
		and detection of a start condition in slave mode	е									
		[Clearing condition]										
		When 0 is written in STOP after reading STOP	= 1									
21.2.1 Power-On	460	Description amended										
Reset Circuit		If the $\overline{\text{RES}}$ pin rising time is t, the capacitance (C _{RES}) connected	ected									
		to the RES pin can be computed using the formula below.										
		information about the on-chip resistor (Rp), see section 24										
		Electrical Characteristics. The power supply rising time sho										
		not exceed half the RES rising time (t). The RES rising time										
		should also equal or exceed the oscillation stabilization tim										
23.1 Register Addresses (Address	472	Table amended	Table amended									
Order)		Abbre- Bit Module Bus	Access									
		Register Name viation No. Address Name Width										
			2									
		Event counter L ECL 8 H'FF97 AEC*1 8/16 2	2									
	473	— Data										
		Abbre- Module Bus Abbre- Module Bus Abbre- Module Bus Abbre-	Access									
			2									
			2									
		Output compare register FH OCRFH 8 H'FFBA Timer F 8/16	2									
		Output compare register FL OCRFL 8 H'FFBB Timer F 8/16	2									
23.2 Register Bits	477	Table amended										
		Register	lodule									
			lame									
		IPRA IPRA7 IPRA6 IPRA5 IPRA4 IPRA3 IPRA2 IPRA1 IPRA0 Ir	nterrupts									
	479		lodule									
	475		lame									
			SCI3_2									
		BRR3_2 BRR7 BRR6 BRR5 BRR4 BRR3 BRR2 BRR1 BRR0										
		SCR3_2 TIE RIE TE RE MPIE TEIE CKE1 CKE0										
		TDR3_2 TDR7 TDR6 TDR5 TDR4 TDR3 TDR2 TDR1 TDR0 SSR3 2 TDRE RDRF OER FER PER TEND MPBR MPBT										
		SSR3_2 TDRE RDRF OER FER PER TEND MPBR MPBT RDR3 2 RDR7 RDR6 RDR5 RDR4 RDR3 RDR2 RDR1 RDR0										
		NOIS_2 NOIN NOIN NOIN NOIN NOIN NOIN NOIN NOI										

Item	Page	Revisio	n (See I	Manua	al for	Detai	ils)			
23.3 Register States	482	Table an	nended							
in Each Operating Mode		Register Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module
Mode		SCR4	Initialized	_	_	_	_	_	_	SCR4
		SCSR4	Initialized	_	_	_	_	_	_	_
		TDR4	Initialized	_	_	_	_	_	_	_
		RDR4	Initialized	_	_	_	_	_	_	_
		TSTR	Initialized	_	_	_	_	_	_	TPU
		TSYR	Initialized	_	_	_		_	_	_
		TCR_1	Initialized	_	_	_			-	TPU_1
		TMDR_1	Initialized	_	_	_	_	_	_	_
		TIOR_1	Initialized	_	_	_		_	_	_
		TIER_1	Initialized	_	_	_			-	_
		TSR_1_	Initialized	_	_	_	_	_	-	_
		TCNT_1	Initialized	_	_	_		_	-	_
		TGRA_1	Initialized	_	_	_			-	_
		TGRB_1	Initialized	_	_	_	_	_	_	_
		TCR_2	Initialized	_	_	_	_	_	-	TPU_2
		TMDR_2	Initialized	_	_	_	_	_	-	_
		TIOR_2	Initialized	_	_	_		_	-	_
		TIER_2	Initialized	_	_	_			-	_
		TSR_2	Initialized	_	_	_	_	_	-	_
		TCNT_2	Initialized	_	_	_	_	_	-	_
		TGRA_2	Initialized	_	_	_	_	_	_	_
		TGRB_2	Initialized	_	_	_	_	_	-	
	483	Register	. .							
		Abbreviation	Reset	Active	Sleep	Watch		Subsleep		Module
		RTCFLG		_	_	_	_	_	_	RTC
		RSECDR		_	_	_	_	_	_	_
		RMINDR		_	_	_	_	_	_	_
		RHRDR	-	_	-	-	_	_	_	_
		RWKDR	_	_	-	-	_	_	-	_
		RTCCR1	_	_	-	-	_	_	-	_
		RTCCR2	_							



Item	Page	Revis	ion (Se	e M	anual	for Details	5)					
24.2.1 Power Supply	488	Note 1	amen	ded								
Voltage and Operating Range		the	the minimum value of fosc is 2 MHz.									
(1) Power Supply Voltage and Oscillation Frequency Range												
(2) Power Supply	489	Note 1	amen	ded								
Voltage and Operating Frequency Range		the minimum operating frequency (ϕ) is 2 MHz										
24.2.2 DC	491	Table	amend	ed								
Characteristics					Values							
Table 24.2 DC		Item Input high	Symbol		cable Pins	Test Condition	Mir 0.9			ax.	Unit V	Notes
Characteristics		voltage		to WK AEVL, TMIF, SCK3 SCK4							,	
				IRQ0	, IRQ1, IRQ3		0.9	V —	· A	V _{cc} + 0.3		
24.2.3 AC	497	Table	Table amended									
Characteristics					Applicable		Values					Reference
Table 24.3 Control		Item	s	ymbol	Pins	Test Conditio	n	Min.	Typ. Max.		Unit	Figure
Signal Timing		Oscillation s time	tabilization t _,	-	OSC1, OSC	2 Crystal resona (V _{cc} = 2.7 to 3		-	0.8	2.0	ms	
						Crystal resona (V _{cc} = 2.2 to 3		-	1.2	3	_	
						Ceramic resor (V _{cc} = 2.2 to 3	nator	-	20	45	μs	
						Ceramic resor (other than ab		-	80	-	_	
						Other than ab	ove	-	_	50	ms	
					×1, ×2	$V_{cc} = 2.2$ to 3.	6 V	_	_	2.0	s	Figure 5.7
						Other than ab	ove	_	4	_		
Table 24.5 I ² C Bus	500	Condit	ion am	end	ed							
Interface Timing						_{cc} = 1.8 V to ise specifie		6 V,	V _{ss} =	• 0.0 '	V, T	a = –20



Item	Page	Revisi	ion (S	ee M	anual	for Deta	ails)					
24.2.4 A/D Converter	501	Table	amen	ded								
Characteristics				Арр	licable				Val	ues		
Table 24.6 A/D		Item	Syml	bol Pins	s	Test Conditio		Min.	Тур.	Max.	Unit	Notes
Converter		Conversion	time			$AV_{cc} = 2.7 V to$ $V_{cc} = 2.7 V to 3$	3.6 V	6.2	_	124 µs	μs	
Characteristics						$AV_{cc} = 2.0 V to 3$ $V_{cc} = 2.0 V to 3$	o 3.6 V 3.6 V	14.7 — 124		124		
						Other than abo	ove	31	-	124		
		Note 4	amer	nded								
		4. Con			0 – 3 [.]	1						
					e = 5	ιμο						
24.2.6 Power-On	503	Table amended										
Reset Circuit Characteristics					Values			_	Reference			
		Item		Symbol V_rst	Test Co	ndition	Min. 0.7Vcc	Typ. 0.8V		Max.	Unit V	Figure 24.1
Table 24.8 Power- On Reset Circuit		Reset voltag						se time		be shorter that		Figure 24.1
Characteristics		Reset count	time	t_out 0.8			_		8.0	μs	-	
		Count start t	ime	t_cr				ble by the value of the external c $\overline{\text{ES}}$ pin.			capacitor	
		On-chip pull resistance	-up	Rp	Vcc = 3.0	0 V	60	100		_	kΩ	Figure 21.1
24.2.8 Flash Memory	504	Condit	ion A	amer	nded							
Characteristics —Preliminary—		${\sf AV}_{\sf CC}$ = 2.7 V to 3.6 V, ${\sf DV}_{\sf CC}$ = 2.7 V to 3.6 V, ${\sf V}_{\sf SS}$ = ${\sf AV}_{\sf SS}$ = 0.0 V,										
Table 24.10 Flash		Condition B amended										
Memory Characteristics		${\sf AV}_{\rm cc}$ = 1.8 V to 3.6 V, ${\sf DV}_{\rm cc}$ = 2.2 V to 3.6 V, ${\sf V}_{\rm ss}$ = ${\sf AV}_{\rm ss}$ = 0.0 V,										
24.4.1 Power Supply	508	Note 1	amer	nded								
Voltage and Operating Range		the	minim	ium o	perati	ng frequ	ency (φ) is	6 2 N	/Hz		
(2) Power Supply Voltage and Operating Frequency Range												
24.4.2 DC	510	Table	amen	ded								
Characteristics							_		Values	5	_	
Table 24.12 DC		Item	Symbol		able Pins	Test Condition			yp.	Max.	Unit	Notes
Characteristics		Input high voltage	V _{IH}	RES, N WKP7, AEVL, A TMIF, A SCK32,	AEVH, DTRG,	0	0.9V _{ci}	e –	_	V _{cc} + 0.3	V	
					RQ1, IRQ3		0.9V			AV _{cc} + 0.3		

24.4.2 DC Characteristics					r Details)						
Characteristics	515	Note 1 ame	nded								
			RES			Other	LCD Por				
Table 24.12 DC		Mode	Pin	Internal State F Only time base operates, CPU V stops On-chip WDT oscillator is off TCSRWD1 (WDON) = 0		Pins	Supply	ipply Osc		scillator Pins	
Characteristics		Watch mode	V _{cc}			/ _{cc}	Halted		System clock oscillator crystal resonator		
									Subclock oscillator: crystal resonator		
		Standby mode	V _{cc}	CPU and time	ers both stop	/ _{cc}	Halted			ock oscillator	
				On-chip WDT	oscillator is off			,	stal res		
			TCSRWD1 (WDON) =		VDON) = 0		Pi		Subclock oscillator: Pin X1 = GND 32KSTOP = 0)		
24.4.3 AC	516	Conditions a	and ta	ble amer	nded						
Characteristics				Applicable			Values	s	_	Reference	
Table 24.13 Control		Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Figure	
Signal Timing		System clock oscillation frequency	f _{osc}	OSC1, OSC2	$V_{\rm cc}$ = 2.7 to 3.6 V	2.0	-	10.0	MHz		
					$V_{\rm cc}$ = 1.8 to 3.6 V	2.0	-	4.2	_		
		On-chip oscillator oscillation frequency	R _{osc}		When on-chip oscillator is selected $V_{cc} = 2.7$ to 3.6 V	1.0 ed	-	10.0		*4	
					When on-chip oscillator is selecte $V_{cc} = 1.8$ to 2.7 V	0.5 ed	-	4.2	-		
		OSC clock (ϕ_{osc}) cycle time	t _{osc}	OSC1, OSC2	$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	100	-	500 (1000)	ns	Figure 24.	
					$V_{\rm cc}$ = 1.8 to 3.6 V	238	-	500 (1000)	_		
		On-chip oscillator clock (ϕ_{osc}) cycle time	t _{rosc}		When on-chip oscillator is selecter $V_{cc} = 2.7$ to 3.6 V	100 ed	_	1000	-	*4	
					When on-chip oscillator is selected $V_{cc} = 1.8$ to 2.7 V	238 d	_	2000	_		
	F47			Applicable	able					Reference	
	517	Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Figure	
		Oscillation stabilization time	t _{re}	OSC1, OSC2	Crystal resonator $V_{cc} = 2.7$ to 3.6 V	-	0.8	2.0	ms		
					Crystal resonator V _{cc} = 2.2 to 3.6 V	-	1.2	3.0	-		
					v _{cc} = 2.2 to 5.0 v						
					$\frac{V_{cc} = 2.2 \text{ to } 3.6 \text{ V}}{\text{Ceramic resonator}}$	-	20	45	μs	_	
					Ceramic resonator		20 80	45	µs _	_	
					Ceramic resonator V_{cc} = 2.2 to 3.6 V Ceramic resonator			45 — 50	µs - ms		



X1, X2

 $V_{\rm cc}$ = 2.2 to 3.6 V

_

_

2.0 s


4 —

Figure 5.7


Item	Page	Revision (Se	e Manu	al for De	etails)							
24.4.3 AC	518	Note 4 amen	ded									
Characteristics Table 24.13 Control Signal Timing		temperature, designing the conditions. Fo	4. Characteristics vary due to variations in factors such as temperature, power supply voltage, and production lot. When designing the system, give due consideration to the actual usage conditions. For actual data on this product, please contact a Renesas representative.									
Table 24.15 I²C Bus520Condition amendedInterface Timing $V_{cc} = 1.8 V \text{ to } 3.6 V, \text{AV}_{cc} = 1$ Ta = -20 to +75°C, unless other				AV _{cc} = 1. nless oth	8 V to 3.6 V, V_{ss} = 0.0 V, nerwise specified.							
24.4.4 A/D Converter Characteristics	521	$V_{cc} = 1.8 \text{ V tc}$	Condition and table amended $V_{cc} = 1.8 \text{ V}$ to 3.6 V, $AV_{cc} = 1.8 \text{ V}$ to 3.6 V, $V_{ss} = 0.0 \text{ V}$, unless otherwise specified.									
Table 24.16 A/D	522		Applic			Value	-		_			
Converter Characteristics		Item S Conversion time	ymbol Pins	AV _{cc} =	2.7 V to 3.6 V	Min. / 6.2	Тур. —	Max. 124	Unit µs	Notes		
				AV _{cc} =	7 V to 3.6 V 2.0 V to 3.6 V 0 V to 3.6 V	/ 14.7	-	124				
24.4.6 Power-On Reset Circuit Characteristics	524	Table amend	ed	Test Conditio	nan above	31 Values Typ.	s Max.	Unit		Reference Figure		
Table 24.18 Power-		Reset voltage	V_rst		0.7Vcc	0.8Vcc	0.9Vcc	V		Figure 24.1		
On Reset Circuit		Power supply rise time	t_vtr			c rise time 5 rise time	should be	shorter th	nan half	-		
Characteristics		Reset count time	t_out		0.8	_	4.0	μs				
		Count start time	t_cr			ble by the or of the \overline{R}	value of th ES pin.	e externa	ł			
		On-chip pull-up resistance	Rp	Vcc = 3.0 V	60	100	-	kΩ		Figure 21.1		
24.4.7 Watchdog Timer Characteristics Table 24.19 Watchdog Timer Characteristics	(Before) On-o	Table amended (Before) On-chip oscillator overflow time (After) WDT on-chip oscillator overflow time										
24.7 Recommended	529	Table amend	ed									
Resonators		Frequency (MHz)	Manufactu	rer		Pro	oduct Ty	/pe				
Table 24.20		4.194		iseki Corpora			-491U-S					
Recommended Crysta Resonators	I	10	Kyocera Kii	iseki Corpora	ition	HC	:-491U-S	3				

Rev. 4.00 Aug 23, 2006 Page xlii of Ixxii











Contents

Sect	ion 1	Overview	1
1.1	Featur	es	1
1.2	Interna	al Block Diagram	3
1.3	Pin As	signment	4
1.4	Pin Fu	nctions	17
Sect	tion 2	CPU	23
2.1	Addres	ss Space and Memory Map	
2.2	Regist	er Configuration	25
	2.2.1	General Registers	
	2.2.2	Program Counter (PC)	
	2.2.3	Condition-Code Register (CCR)	
2.3	Data F	Formats	
	2.3.1	General Register Data Formats	
	2.3.2	Memory Data Formats	
2.4	Instruc	ction Set	
	2.4.1	Table of Instructions Classified by Function	
	2.4.2	Basic Instruction Formats	
2.5	Addres	ssing Modes and Effective Address Calculation	
	2.5.1	Addressing Modes	
	2.5.2	Effective Address Calculation	
2.6	Basic 1	Bus Cycle	49
	2.6.1	Access to On-Chip Memory (RAM, ROM)	
	2.6.2	On-Chip Peripheral Modules	50
2.7	CPU S	tates	51
2.8	Usage	Notes	52
	2.8.1	Notes on Data Access to Empty Areas	
	2.8.2	EEPMOV Instruction	
	2.8.3	Bit-Manipulation Instruction	53
Sect	tion 3	Exception Handling	59
3.1		tion Sources and Vector Address	
3.2	-		
	3.2.1	Reset Exception Handling	
	3.2.2	Interrupt Immediately after Reset	
3.3	Interru	ipts	



3.4	Stack	Status after Exception Handling	. 64
	3.4.1	Interrupt Response Time	. 65
3.5	Usage	Notes	. 66
	3.5.1	Notes on Stack Area Use	. 66
	3.5.2	Notes on Rewriting Port Mode Registers	. 67
	3.5.3	Method for Clearing Interrupt Request Flags	. 70
Sect	ion 4	Interrupt Controller	71
4.1	Featur	es	71
4.2	Input/	Output Pins	72
4.3	Regist	er Descriptions	72
	4.3.1	Interrupt Edge Select Register (IEGR)	73
	4.3.2	Wakeup Edge Select Register (WEGR)	. 74
	4.3.3	Interrupt Enable Register 1 (IENR1)	. 75
	4.3.4	Interrupt Enable Register 2 (IENR2)	. 76
	4.3.5	Interrupt Request Register 1 (IRR1)	. 77
	4.3.6	Interrupt Request Register 2 (IRR2)	78
	4.3.7	Wakeup Interrupt Request Register (IWPR)	. 80
	4.3.8	Interrupt Priority Registers A to E (IPRA to IPRE)	. 82
	4.3.9	Interrupt Mask Register (INTM)	. 83
4.4	Interru	ipt Sources	. 83
	4.4.1	External Interrupts	. 83
	4.4.2	Internal Interrupts	. 85
4.5	Interru	pt Exception Handling Vector Table	. 85
4.6		tion	
	4.6.1	Interrupt Exception Handling Sequence	. 90
	4.6.2	Interrupt Response Times	. 92
4.7	Usage	Notes	. 93
	4.7.1	Contention between Interrupt Generation and Disabling	
	4.7.2	Instructions that Disable Interrupts	. 94
	4.7.3	Interrupts during Execution of EEPMOV Instruction	
	4.7.4	IENR Clearing	
Sect	ion 5	Clock Pulse Generators	95
5.1		er Description	
	5.1.1	SUB32k Control Register (SUB32CR)	
	5.1.2	Oscillator Control Register (OSCCR)	
5.2		n Clock Generator	
	5.2.1	Connecting Crystal Resonator	
	5.2.2	Connecting Ceramic Resonator	
		9	



	5.2.3	External Clock Input Method	. 100
	5.2.4	On-Chip Oscillator Selection Method	
		(Supported only by the Masked ROM Version)	. 100
5.3	Subcloc	ck Generator	. 101
	5.3.1	Connecting 32.768-kHz/38.4-kHz Crystal Resonator	. 101
	5.3.2	Pin Connection when not Using Subclock	. 102
	5.3.3	External Clock Input Method	. 103
5.4	Prescal	ers	. 103
	5.4.1	Prescaler S	. 103
5.5	Usage 1	Notes	. 104
	5.5.1	Note on Resonators	. 104
	5.5.2	Notes on Board Design	. 106
	5.5.3	Definition of Oscillation Stabilization Wait Time	. 106
	5.5.4	Note on Subclock Stop State	. 108
	5.5.5	Note on Using Resonator	. 108
	5.5.6	Note on Using Power-On Reset Circuit	. 108
Secti		Power-Down Modes	
6.1	Registe	r Descriptions	
	6.1.1	System Control Register 1 (SYSCR1)	
	6.1.2	System Control Register 2 (SYSCR2)	
	6.1.3	Clock Halt Registers 1 and 2 (CKSTPR1 and CKSTPR2)	
6.2	Mode 7	Transitions and States of LSI	
	6.2.1	Sleep Mode	. 121
	6.2.2	Standby Mode	. 121
	6.2.3	Watch Mode	
	6.2.4	Subsleep Mode	. 122
	6.2.5	Subactive Mode	
	6.2.6	Active (Medium-Speed) Mode	
6.3	Direct 7	Fransition	. 124
	6.3.1	Direct Transition from Active (High-Speed) Mode to Active (Medium-Speed)	
		Mode	
	6.3.2	Direct Transition from Active (High-Speed) Mode to Subactive Mode	. 126
	6.3.3	Direct Transition from Active (Medium-Speed) Mode to Active (High-Speed)	
		Mode	
	6.3.4	Direct Transition from Active (Medium-Speed) Mode to Subactive Mode	. 127
	6.3.5	Direct Transition from Subactive Mode to Active (High-Speed) Mode	. 127
	6.3.6	Direct Transition from Subactive Mode to Active (Medium-Speed) Mode	
	6.3.7	Notes on External Input Signal Changes before/after Direct Transition	
6.4	Module	e Standby Function	. 129



6.5	Usage	Notes	. 129
	6.5.1	Standby Mode Transition and Pin States	. 129
	6.5.2	Notes on External Input Signal Changes before/after Standby Mode	. 130
Secti	on 7	ROM	. 133
7.1	Block	Configuration	. 134
7.2	Regist	er Descriptions	
	7.2.1	Flash Memory Control Register 1 (FLMCR1)	. 136
	7.2.2	Flash Memory Control Register 2 (FLMCR2)	. 137
	7.2.3	Erase Block Register 1 (EBR1)	
	7.2.4	Flash Memory Power Control Register (FLPWCR)	. 139
	7.2.5	Flash Memory Enable Register (FENR)	. 139
7.3	On-Bo	oard Programming Modes	. 140
	7.3.1	Boot Mode	. 141
	7.3.2	Programming/Erasing in User Program Mode	. 143
7.4	Flash	Memory Programming/Erasing	. 145
	7.4.1	Program/Program-Verify	. 145
	7.4.2	Erase/Erase-Verify	. 148
	7.4.3	Interrupt Handling when Programming/Erasing Flash Memory	
7.5	Progra	m/Erase Protection	
	7.5.1	Hardware Protection	. 150
	7.5.2	Software Protection	. 150
	7.5.3	Error Protection	. 150
7.6	Progra	mmer Mode	. 151
7.7	U	-Down States for Flash Memory	
7.8		on Setting Module Standby Mode	
Secti	on 8	RAM	. 155
Secti	on 9	I/O Ports	. 157
9.1	Port 1		. 157
	9.1.1	Port Data Register 1 (PDR1)	. 158
	9.1.2	Port Control Register 1 (PCR1)	
	9.1.3	Port Pull-Up Control Register 1 (PUCR1)	
	9.1.4	Port Mode Register 1 (PMR1)	
	9.1.5	Pin Functions	
	9.1.6	Input Pull-Up MOS	
9.2			
	9.2.1	Port Data Register 3 (PDR3)	
	9.2.2	Port Control Register 3 (PCR3)	
	/		. 107



	9.2.3	Port Pull-Up Control Register 3 (PUCR3)	. 167
	9.2.4	Port Mode Register 3 (PMR3)	. 168
	9.2.5	Pin Functions	. 168
	9.2.6	Input Pull-Up MOS	. 170
9.3	Port 4.		. 171
	9.3.1	Port Data Register 4 (PDR4)	. 171
	9.3.2	Port Control Register 4 (PCR4)	. 172
	9.3.3	Port Mode Register 4 (PMR4)	
	9.3.4	Pin Functions	. 174
9.4	Port 5.		. 175
	9.4.1	Port Data Register 5 (PDR5)	. 176
	9.4.2	Port Control Register 5 (PCR5)	. 176
	9.4.3	Port Pull-Up Control Register 5 (PUCR5)	
	9.4.4	Port Mode Register 5 (PMR5)	. 177
	9.4.5	Pin Functions	. 178
	9.4.6	Input Pull-Up MOS	. 179
9.5	Port 6.		. 179
	9.5.1	Port Data Register 6 (PDR6)	. 180
	9.5.2	Port Control Register 6 (PCR6)	. 180
	9.5.3	Port Pull-Up Control Register 6 (PUCR6)	. 181
	9.5.4	Pin Functions	. 181
	9.5.5	Input Pull-Up MOS	. 182
9.6	Port 7.		. 183
	9.6.1	Port Data Register 7 (PDR7)	. 183
	9.6.2	Port Control Register 7 (PCR7)	
	9.6.3	Pin Functions	. 184
9.7	Port 8.		
	9.7.1	Port Data Register 8 (PDR8)	
	9.7.2	Port Control Register 8 (PCR8)	
	9.7.3	Pin Functions	. 187
9.8	Port 9.		
	9.8.1	Port Data Register 9 (PDR9)	
	9.8.2	Port Control Register 9 (PCR9)	
	9.8.3	Port Mode Register 9 (PMR9)	
	9.8.4	Pin Functions	
9.9	Port A		
	9.9.1	Port Data Register A (PDRA)	
	9.9.2	Port Control Register A (PCRA)	
	9.9.3	Pin Functions	. 192
9.10	Port B		. 194



	9.10.1	Port Data Register B (PDRB)							
	9.10.2	Port Mode Register B (PMRB)							
	9.10.3	Pin Functions	196						
9.11	Input/C	Dutput Data Inversion							
	9.11.1	Serial Port Control Register (SPCR)							
9.12	Usage	Notes							
	9.12.1	How to Handle Unused Pin							
Secti	on 10	Realtime Clock (RTC)							
10.1	Feature	38							
10.2	Input/C	Dutput Pin							
10.3	Register Descriptions								
	10.3.1	Second Data Register/Free Running Counter Data Register (RSECDR).							
		Minute Data Register (RMINDR)							
	10.3.3	Hour Data Register (RHRDR)							
	10.3.4	Day-of-Week Data Register (RWKDR)							
	10.3.5	RTC Control Register 1 (RTCCR1)							
	10.3.6	RTC Control Register 2 (RTCCR2)							
	10.3.7	Clock Source Select Register (RTCCSR)							
	10.3.8	RTC Interrupt Flag Register (RTCFLG)							
10.4	Operati	on							
	10.4.1	Initial Settings of Registers after Power-On							
	10.4.2	Initial Setting Procedure							
	10.4.3	Data Reading Procedure							
10.5	Interru	pt Sources							
10.6	Usage	Note							
	10.6.1	Note on Clock Count							
	10.6.2	Notes on Using Interrupts							
Secti	on 11	Timer F							
11.1	Feature	S							
11.2		Output Pins							
11.3	-	r Descriptions							
	11.3.1	*							
	11.3.2	Output Compare Registers FH and FL (OCRFH, OCRFL)							
	11.3.3								
		Timer Control/Status Register F (TCSRF)							
11.4		ion							
	11.4.1	Timer F Operation							
	11.4.2								



	11.4.3	TMOFH/TMOFL Output Timing	
	11.4.4	TCF Clear Timing	
	11.4.5	Timer Overflow Flag (OVF) Set Timing	
	11.4.6	Compare Match Flag Set Timing	
11.5	Timer	F Operating States	225
11.6	Usage 1	Notes	226
	11.6.1	16-Bit Timer Mode	
	11.6.2	8-Bit Timer Mode	
	11.6.3	Flag Clearing	
	11.6.4	Timer Counter (TCF) Read/Write	229
Sect	on 10	16 Dit Timor Dulco Unit (TDU)	221
		16-Bit Timer Pulse Unit (TPU)	
12.1 12.2		es Dutput Pins	
12.2	-	er Descriptions	
12.5	-	•	
		Timer Control Register (TCR)	
		Timer Mode Register (TMDR)	
	12.3.3 12.3.4		
		Timer Status Register (TSR)	
		Timer Status Register (TSR)	
		Timer General Register (TGR)	
		Timer Start Register (TSTR)	
		Timer Synchro Register (TSTR)	
12.4		ce to CPU	
12.4	12.4.1		
		8-Bit Registers	
12.5		ion	
12.5	-	Basic Functions	
		Synchronous Operation	
		Operation with Cascaded Connection	
		PWM Modes	
12.6		pt Sources	
12.0		ion Timing	
12.7	-	Input/Output Timing	
		Interrupt Signal Timing	
12.8		Notes	
12.0	-	Module Standby Function Setting	
		Input Clock Restrictions	
		Caution on Period Setting	
	12.0.5	Cuttion on I critical Southing	



	12.8.4	Contention between TCNT Write and Clear Operation	271
		Contention between TCNT Write and Increment Operation	
	12.8.6	Contention between TGR Write and Compare Match	273
	12.8.7	Contention between TGR Read and Input Capture	274
	12.8.8	Contention between TGR Write and Input Capture	275
	12.8.9	Contention between Overflow and Counter Clearing	276
	12.8.10	Contention between TCNT Write and Overflow	. 277
	12.8.11	Multiplexing of I/O Pins	. 277
	12.8.12	Interrupts when Module Standby Function is Used	277
Secti	on 13	Asynchronous Event Counter (AEC)	279
13.1	Feature	- IS	279
13.2	Input/C	Dutput Pins	280
13.3	Registe	r Descriptions	281
	13.3.1	Event Counter PWM Compare Register (ECPWCR)	281
	13.3.2	Event Counter PWM Data Register (ECPWDR)	282
	13.3.3	Input Pin Edge Select Register (AEGSR)	283
	13.3.4	Event Counter Control Register (ECCR)	284
		Event Counter Control/Status Register (ECCSR)	
	13.3.6	Event Counter H (ECH)	287
	13.3.7	Event Counter L (ECL)	287
13.4	Operati	on	288
	13.4.1	16-Bit Counter Operation	288
	13.4.2	8-Bit Counter Operation	289
	13.4.3	IRQAEC Operation	290
	13.4.4	Event Counter PWM Operation	290
	13.4.5	Operation of Clock Input Enable/Disable Function	291
13.5	Operati	ing States of Asynchronous Event Counter	292
13.6	Usage l	Notes	293
Secti	on 14	Watchdog Timer	295
14.1	Feature	S	295
14.2	Registe	r Descriptions	296
	14.2.1	Timer Control/Status Register WD1 (TCSRWD1)	. 297
	14.2.2	Timer Control/Status Register WD2 (TCSRWD2)	299
	14.2.3	Timer Counter WD (TCWD)	301
	14.2.4	Timer Mode Register WD (TMWD)	301
14.3	Operati	on	302
	14.3.1	Watchdog Timer Mode	302
	14.3.2	Interval Timer Mode	303



14.4 Interrupt 304 14.5 Usage Notes 304 14.5.1 Switching between Watchdog Timer Mode and Interval Timer Mode 304 14.5.2 Module Standby Mode Control 304 Section 15 Serial Communication Interface 3 (SCI3, IrDA) 305 15.1 Features 305 15.2 Input/Output Pins 309 15.3.1 Receive Shift Register (RSR) 310 15.3.2 Receive Shift Register (RSR) 310 15.3.3 Transmit Shift Register (TDR) 310 15.3.4 Transmit Data Register (TDR) 310 15.3.5 Serial Mode Register (SCR) 311 15.3.6 Serial Control Register (SCR) 314 15.3.7 Serial Status Register (SRR) 316 15.3.8 Bit Rate Register (BRR) 319 15.3.9 Serial Ontrol Register (SPCR) 327 15.3.10 IrDA Control Register (SPCR) 327 15.3.10 IrDA Control Register (SPCR) 329 15.4 Operation in Asynchronous Mode 330 15.4.1 Clock 331
14.5.1 Switching between Watchdog Timer Mode and Interval Timer Mode
14.5.2 Module Standby Mode Control 304 Section 15 Serial Communication Interface 3 (SCI3, IrDA) 305 15.1 Features 305 15.2 Input/Output Pins 309 15.3 Register Descriptions 309 15.3.1 Receive Shift Register (RSR) 310 15.3.2 Receive Data Register (RDR) 310 15.3.3 Transmit Shift Register (TSR) 310 15.3.4 Transmit Data Register (TDR) 310 15.3.5 Serial Mode Register (SCR) 311 15.3.6 Serial Control Register (SCR) 314 15.3.7 Serial Status Register (SSR) 316 15.3.8 Bit Rate Register (SRR) 316 15.3.9 Serial Port Control Register (SPCR) 327 15.3.10 IrDA Control Register (IrCR) 329 15.4 Operation in Asynchronous Mode 330 15.4.1 Clock 331 15.4.2 SCI3 Initialization 336 15.5.4 Serial Data Transmission 342 15.5.1 Clock 342 15.5.2
14.5.2 Module Standby Mode Control 304 Section 15 Serial Communication Interface 3 (SCI3, IrDA) 305 15.1 Features 305 15.2 Input/Output Pins 309 15.3 Register Descriptions 309 15.3.1 Receive Shift Register (RSR) 310 15.3.2 Receive Data Register (RDR) 310 15.3.3 Transmit Shift Register (TSR) 310 15.3.4 Transmit Data Register (TDR) 310 15.3.5 Serial Mode Register (SCR) 311 15.3.6 Serial Control Register (SCR) 314 15.3.7 Serial Status Register (SSR) 316 15.3.8 Bit Rate Register (SRR) 316 15.3.9 Serial Port Control Register (SPCR) 327 15.3.10 IrDA Control Register (IrCR) 329 15.4 Operation in Asynchronous Mode 330 15.4.1 Clock 331 15.4.2 SCI3 Initialization 336 15.5.4 Serial Data Transmission 342 15.5.1 Clock 342 15.5.2
Section 15 Serial Communication Interface 3 (SCI3, IrDA) 305 15.1 Features 305 15.2 Input/Output Pins 309 15.3 Register Descriptions 309 15.3.1 Receive Shift Register (RSR) 310 15.3.2 Receive Data Register (RDR) 310 15.3.3 Transmit Shift Register (TSR) 310 15.3.4 Transmit Data Register (TDR) 310 15.3.5 Serial Mode Register (SCR) 311 15.3.6 Serial Control Register (SCR) 314 15.3.7 Serial Status Register (SCR) 316 15.3.8 Bit Rate Register (SCR) 316 15.3.9 Serial Port Control Register (SPCR) 327 15.3.10 IrDA Control Register (IrCR) 329 15.4 Operation in Asynchronous Mode 330 15.4.1 Clock 331 15.4.2 SCI3 Initialization 335 15.4.3 Data Transmission 336 15.5.4 Serial Data Transmission 342 15.5.2 SCI3 Initialization 342 15.5.4
15.1Features30515.2Input/Output Pins30915.3Register Descriptions30915.3.1Receive Shift Register (RSR)31015.3.2Receive Data Register (RDR)31015.3.3Transmit Shift Register (TSR)31015.3.4Transmit Data Register (TDR)31015.3.5Serial Mode Register (SMR)31115.3.6Serial Control Register (SCR)31415.3.7Serial Status Register (SCR)31615.3.8Bit Rate Register (BRR)31915.3.9Serial Port Control Register (SPCR)32715.3.10IrDA Control Register (IrCR)32915.4Operation in Asynchronous Mode33015.4.1Clock33115.4.2SCI3 Initialization33615.5.1Clock34215.5.2SCI3 Initialization34215.5.3Serial Data Transmission34315.5.4Serial Data Reception (Clocked Synchronous Mode)34315.5.4Serial Data Reception (Clocked Synchronous Mode)34515.5.5Simultaneous Serial Data Transmission and Reception347
15.2Input/Output Pins30915.3Register Descriptions30915.3.1Receive Shift Register (RSR)31015.3.2Receive Data Register (RDR)31015.3.3Transmit Shift Register (TSR)31015.3.4Transmit Data Register (TDR)31015.3.5Serial Mode Register (SMR)31115.3.6Serial Control Register (SCR)31415.3.7Serial Status Register (SCR)31615.3.8Bit Rate Register (BRR)31915.3.9Serial Port Control Register (SPCR)32715.3.10IrDA Control Register (IrCR)32915.4Operation in Asynchronous Mode33015.4.1Clock33115.4.2SCI3 Initialization33615.4.4Serial Data Reception33815.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.4Serial Data Transmission34315.5.4Serial Data Reception (Clocked Synchronous Mode)34315.5.4Serial Data Reception (Clocked Synchronous Mode)34515.5.5Simultaneous Serial Data Transmission and Reception347
15.3Register Descriptions30915.3.1Receive Shift Register (RSR)31015.3.2Receive Data Register (RDR)31015.3.3Transmit Shift Register (TSR)31015.3.4Transmit Data Register (TDR)31015.3.5Serial Mode Register (SMR)31115.3.6Serial Control Register (SCR)31415.3.7Serial Status Register (SSR)31615.3.8Bit Rate Register (BRR)31915.3.9Serial Port Control Register (SPCR)32715.3.10IrDA Control Register (IrCR)32915.4Operation in Asynchronous Mode33015.4.1Clock33115.4.2SCI3 Initialization33615.4.4Serial Data Reception33815.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.2SCI3 Initialization34315.5.4Serial Data Transmission34315.5.5Simultaneous Serial Data Transmission and Reception347
15.3.1Receive Shift Register (RSR)31015.3.2Receive Data Register (RDR)31015.3.3Transmit Shift Register (TSR)31015.3.4Transmit Data Register (TDR)31015.3.5Serial Mode Register (SMR)31115.3.6Serial Control Register (SCR)31415.3.7Serial Status Register (SSR)31615.3.8Bit Rate Register (BRR)31915.3.9Serial Port Control Register (SPCR)32715.3.10IrDA Control Register (IrCR)32915.4Operation in Asynchronous Mode33015.4.1Clock33115.4.2SCI3 Initialization33615.4.4Serial Data Reception33815.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.2SCI3 Initialization34315.5.4Serial Data Transmission34315.5.5Simultaneous Serial Data Transmission and Reception347
15.3.2Receive Data Register (RDR)31015.3.3Transmit Shift Register (TSR)31015.3.4Transmit Data Register (TDR)31015.3.5Serial Mode Register (SMR)31115.3.6Serial Control Register (SCR)31415.3.7Serial Status Register (SSR)31615.3.8Bit Rate Register (BRR)31915.3.9Serial Port Control Register (SPCR)32715.3.10IrDA Control Register (IrCR)32915.4Operation in Asynchronous Mode33015.4.1Clock33115.4.2SCI3 Initialization33615.4.4Serial Data Reception33815.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.2SCI3 Initialization34315.5.4Serial Data Transmission34315.5.5Simultaneous Serial Data Transmission and Reception347
15.3.3Transmit Shift Register (TSR)31015.3.4Transmit Data Register (TDR)31015.3.5Serial Mode Register (SMR)31115.3.6Serial Control Register (SCR)31415.3.7Serial Status Register (SSR)31615.3.8Bit Rate Register (BRR)31915.3.9Serial Port Control Register (SPCR)32715.3.10IrDA Control Register (IrCR)32915.4Operation in Asynchronous Mode33015.4.1Clock33115.4.2SCI3 Initialization33615.4.3Data Transmission33815.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.4Serial Data Reception34315.5.4Serial Data Transmission34315.5.4Serial Data Reception (Clocked Synchronous Mode)34515.5.5Simultaneous Serial Data Transmission and Reception347
15.3.3Transmit Shift Register (TSR)31015.3.4Transmit Data Register (TDR)31015.3.5Serial Mode Register (SMR)31115.3.6Serial Control Register (SCR)31415.3.7Serial Status Register (SSR)31615.3.8Bit Rate Register (BRR)31915.3.9Serial Port Control Register (SPCR)32715.3.10IrDA Control Register (IrCR)32915.4Operation in Asynchronous Mode33015.4.1Clock33115.4.2SCI3 Initialization33615.4.3Data Transmission33815.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.4Serial Data Reception34315.5.4Serial Data Transmission34315.5.4Serial Data Reception (Clocked Synchronous Mode)34515.5.5Simultaneous Serial Data Transmission and Reception347
15.3.4Transmit Data Register (TDR)
15.3.5Serial Mode Register (SMR)
15.3.6Serial Control Register (SCR)31415.3.7Serial Status Register (SSR)31615.3.8Bit Rate Register (BRR)31915.3.9Serial Port Control Register (SPCR)32715.3.10IrDA Control Register (IrCR)32915.4Operation in Asynchronous Mode33015.4.1Clock33115.4.2SCI3 Initialization33515.4.3Data Transmission33615.4.4Serial Data Reception33815.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.3Serial Data Transmission34315.5.4Serial Data Transmission34315.5.5Simultaneous Serial Data Transmission and Reception347
15.3.7Serial Status Register (SSR)31615.3.8Bit Rate Register (BRR)31915.3.9Serial Port Control Register (SPCR)32715.3.10IrDA Control Register (IrCR)32915.4Operation in Asynchronous Mode33015.4.1Clock33115.4.2SCI3 Initialization33515.4.3Data Transmission33615.4.4Serial Data Reception33815.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.3Serial Data Transmission34315.5.4Serial Data Transmission34315.5.5Simultaneous Serial Data Transmission and Reception347
15.3.8 Bit Rate Register (BRR)31915.3.9 Serial Port Control Register (SPCR)32715.3.10 IrDA Control Register (IrCR)32915.4 Operation in Asynchronous Mode33015.4.1 Clock33115.4.2 SCI3 Initialization33515.4.3 Data Transmission33615.4.4 Serial Data Reception33815.5 Operation in Clocked Synchronous Mode34215.5.1 Clock34215.5.2 SCI3 Initialization34215.5.3 Serial Data Transmission34315.5.4 Serial Data Reception (Clocked Synchronous Mode)34515.5.5 Simultaneous Serial Data Transmission and Reception347
15.3.9Serial Port Control Register (SPCR)
15.3.10 IrDA Control Register (IrCR)32915.4 Operation in Asynchronous Mode33015.4.1 Clock33115.4.2 SCI3 Initialization33515.4.3 Data Transmission33615.4.4 Serial Data Reception33815.5 Operation in Clocked Synchronous Mode34215.5.1 Clock34215.5.2 SCI3 Initialization34215.5.3 Serial Data Transmission34315.5.4 Serial Data Reception (Clocked Synchronous Mode)34515.5.5 Simultaneous Serial Data Transmission and Reception347
15.4Operation in Asynchronous Mode33015.4.1Clock33115.4.2SCI3 Initialization33515.4.3Data Transmission33615.4.4Serial Data Reception33815.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.2SCI3 Initialization34215.5.3Serial Data Transmission34315.5.4Serial Data Reception (Clocked Synchronous Mode)34515.5.5Simultaneous Serial Data Transmission and Reception347
15.4.1Clock33115.4.2SCI3 Initialization33515.4.3Data Transmission33615.4.4Serial Data Reception33815.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.2SCI3 Initialization34215.5.3Serial Data Transmission34315.5.4Serial Data Reception (Clocked Synchronous Mode)34515.5.5Simultaneous Serial Data Transmission and Reception347
15.4.2SCI3 Initialization33515.4.3Data Transmission33615.4.4Serial Data Reception33815.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.2SCI3 Initialization34215.5.3Serial Data Transmission34315.5.4Serial Data Reception (Clocked Synchronous Mode)34515.5.5Simultaneous Serial Data Transmission and Reception347
15.4.3Data Transmission33615.4.4Serial Data Reception33815.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.2SCI3 Initialization34215.5.3Serial Data Transmission34315.5.4Serial Data Reception (Clocked Synchronous Mode)34515.5.5Simultaneous Serial Data Transmission and Reception347
15.4.4Serial Data Reception33815.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.2SCI3 Initialization34215.5.3Serial Data Transmission34315.5.4Serial Data Reception (Clocked Synchronous Mode)34515.5.5Simultaneous Serial Data Transmission and Reception347
15.5Operation in Clocked Synchronous Mode34215.5.1Clock34215.5.2SCI3 Initialization34215.5.3Serial Data Transmission34315.5.4Serial Data Reception (Clocked Synchronous Mode)34515.5.5Simultaneous Serial Data Transmission and Reception347
15.5.1Clock34215.5.2SCI3 Initialization34215.5.3Serial Data Transmission34315.5.4Serial Data Reception (Clocked Synchronous Mode)34515.5.5Simultaneous Serial Data Transmission and Reception347
15.5.2SCI3 Initialization34215.5.3Serial Data Transmission34315.5.4Serial Data Reception (Clocked Synchronous Mode)34515.5.5Simultaneous Serial Data Transmission and Reception347
15.5.3Serial Data Transmission34315.5.4Serial Data Reception (Clocked Synchronous Mode)34515.5.5Simultaneous Serial Data Transmission and Reception347
15.5.4Serial Data Reception (Clocked Synchronous Mode)
15.5.5 Simultaneous Serial Data Transmission and Reception
1
15.6.1 Transmission
15.6.2 Reception
15.6.3 High-Level Pulse Width Selection
15.7 Interrupt Requests
15.8 Usage Notes
15.8.1 Break Detection and Processing
15.8.2 Mark State and Break Sending

	15.8.3	Receive Error Flags and Transmit Operations	
		(Clocked Synchronous Mode Only)	354
	15.8.4	Receive Data Sampling Timing and Reception Margin in Asynchronous	
		Mode	355
	15.8.5	Note on Switching SCK31 (SCK32) Pin Function	356
	15.8.6	Relation between Writing to TDR and Bit TDRE	356
	15.8.7	Relation between RDR Reading and bit RDRF	
	15.8.8	Transmit and Receive Operations when Making State Transition	357
	15.8.9	Setting in Subactive or Subsleep Mode	
	15.8.10	Oscillator when Serial Communication Interface 3 is Used	
		(Supported only by the Masked ROM Version)	358
Sect	ion 16	Serial Communication Interface 4 (SCI4)	359
16.1	Feature	² S	359
16.2	Input/C	Dutput Pins	360
16.3	Registe	r Descriptions	361
	16.3.1	Serial Control Register 4 (SCR4)	361
	16.3.2	Serial Control/Status Register 4 (SCSR4)	364
	16.3.3	Transmit Data Register 4 (TDR4)	367
	16.3.4	Receive Data Register 4 (RDR4)	367
	16.3.5	Shift Register 4 (SR4)	367
16.4	Operat	on	368
	16.4.1	Clock	368
	16.4.2	Data Transfer Format	368
	16.4.3	Data Transmission/Reception	369
	16.4.4	Data Transmission	370
	16.4.5	Data Reception	372
	16.4.6	Simultaneous Data Transmission and Reception	374
16.5	Interru	pt Sources	375
16.6	Usage	Notes	376
	16.6.1	Relationship between Writing to TDR4 and TDRE	376
	16.6.2	Receive Error Flag and Transmission	376
	16.6.3	Relationship between Reading RDR4 and RDRF	376
	16.6.4	SCK4 Output Waveform when Internal Clock of $\phi/2$ is Selected	377
Sect	ion 17	14-Bit PWM	379
17.1	Feature	28	379
17.2	Input/C	Output Pins	380
17.3	Registe	er Descriptions	380
	17.3.1	PWM Control Register (PWCR)	380



	17.3.2	PWM Data Register (PWDR)	381
17.4	Operati	ion	382
	17.4.1	Pulse-Division Type PWM Operating Principle	382
	17.4.2	Pulse-Division Type PWM Setting Method	382
	17.4.3	Pulse-Div ision Type PWM Operating	382
	17.4.4	Setting for Standard PWM Operation	383
17.5	PWM 0	Operating States	384
17.6	Usage I	Notes	384
	17.6.1	Timing of Effect on PWM Waveform After Writing to PWDR	384
Secti		A/D Converter	
18.1	Feature	S	385
18.2	Input/C	Output Pins	387
18.3	Registe	er Descriptions	387
	18.3.1	A/D Result Register (ADRR)	387
	18.3.2	A/D Mode Register (AMR)	388
	18.3.3	A/D Start Register (ADSR)	389
18.4	Operati	ion	389
	18.4.1	A/D Conversion	389
	18.4.2	External Trigger Input Timing	390
	18.4.3	Operating States of A/D Converter	390
18.5	Examp	le of Use	391
18.6	A/D Co	onversion Accuracy Definitions	394
18.7	Usage I	Notes	396
	18.7.1	Permissible Signal Source Impedance	396
	18.7.2	Influences on Absolute Accuracy	396
	18.7.3	Additional Usage Notes	397
Secti	on 19	LCD Controller/Driver	399
19.1	Feature	S	399
19.2	Input/C	Output Pins	401
19.3	Registe	er Descriptions	401
	19.3.1	LCD Port Control Register (LPCR)	402
	19.3.2	LCD Control Register (LCR)	403
	19.3.3	LCD Control Register 2 (LCR2)	405
	19.3.4	LCD Trimming Register (LTRMR)	407
	19.3.5	BGR Control Register (BGRMR)	409
19.4	Operati	ion	410
	19.4.1	Settings up to LCD Display	410
	19.4.2	Relationship between LCD RAM and Display	412

	19.4.3	3-V Constant-Voltage Power Supply Circuit	417		
		Operation in Power-Down Modes			
	19.4.5	Boosting LCD Drive Power Supply and Fine Adjustment	419		
19.5	Usage I	Notes	420		
	19.5.1	Pin Processing when No LCD Controller/Driver Is Used	420		
	19.5.2	Pin Processing when No 3 V Constant Voltage Circuit Is Used	420		
Secti	on 20	I ² C Bus Interface 2 (IIC2)	421		
20.1		s			
20.1		S			
20.2		or Descriptions			
20.5		I ² C Bus Control Register 1 (ICCR1)			
		I ² C Bus Control Register 2 (ICCR2)			
		I ² C Bus Mode Register (ICMR)			
		I ² C Bus Interrupt Enable Register (ICIER) I ² C Bus Status Register (ICSR)			
		Slave Address Register (SAR)			
		I ² C Bus Transmit Data Register (ICDRT)			
		I ² C Bus Receive Data Register (ICDRR)			
20.4		I ² C Bus Shift Register (ICDRS)			
20.4	-	on			
		I ² C Bus Format			
		Master Transmit Operation			
		Master Receive Operation			
	20.4.4				
	20.4.5	1			
		Clocked Synchronous Serial Format			
		Noise Canceler			
20.5		Example of Use			
20.5	-	pt Request			
20.6		chronous Circuit			
20.7	Usage I	Notes	457		
Secti	on 21	Power-On Reset Circuit	459		
21.1	Feature		459		
21.2	Operati	on	460		
	21.2.1	Power-On Reset Circuit	460		
Secti	on 22	Address Break	463		
		or Descriptions			
	The set provide the set of the se				



	22.1.1	Address Break Control Register 2 (ABRKCR2)	
		Address Break Status Register 2 (ABRKSR2)	
	22.1.3	Break Address Registers 2 (BAR2H, BAR2L)	
	22.1.4	Break Data Registers 2 (BDR2H, BDR2L)	
22.2	Operat	ion	
22.3	Operat	ing States of Address Break	
Secti	ion 23	List of Registers	
23.1	Registe	er Addresses (Address Order)	
23.2	Registe	er Bits	
23.3	Registe	er States in Each Operating Mode	
Secti	ion 24	Electrical Characteristics	
24.1	Absolu	te Maximum Ratings for F-ZTAT Version	
24.2	Electri	cal Characteristics for F-ZTAT Version	
	24.2.1	Power Supply Voltage and Operating Range	
	24.2.2	DC Characteristics	
	24.2.3	AC Characteristics	
	24.2.4	A/D Converter Characteristics	500
	24.2.5	LCD Characteristics	502
	24.2.6	Power-On Reset Circuit Characteristics	503
	24.2.7	Watchdog Timer Characteristics	503
	24.2.8	Flash Memory Characteristics — Preliminary —	504
24.3	Absolu	te Maximum Ratings for Masked ROM Version	506
24.4	Electri	cal Characteristics for Masked ROM Version	507
	24.4.1	Power Supply Voltage and Operating Range	507
	24.4.2	DC Characteristics	510
	24.4.3	AC Characteristics	516
	24.4.4	A/D Converter Characteristics	521
		LCD Characteristics	
	24.4.6	Power-On Reset Circuit Characteristics	524
	24.4.7	Watchdog Timer Characteristics	525
24.5	Operat	ion Timing	
24.6	Output	Load Circuit	
24.7	Recom	mended Resonators	529
24.8	Usage	Note	
App	endix		
A.	Instruc	tion Set	531
	A.1 I	nstruction List	



	A.2 Operation Code Map	
	A.3 Number of Execution States	
	A.4 Combinations of Instructions and Addressing Modes	
B.	I/O Ports	
	B.1 I/O Port Block Diagrams	
	B.2 Port States in Each Operating State	
C.	Product Code Lineup	
D.	Package Dimensions	
E.	Chip Form Specifications	
F.	Bonding Pad Form	
G.	Chip Tray Specifications	
Inde	Х	591



Figures

Overview	
Internal Block Diagram of H8/38076R Group	3
Pin Assignment of H8/38076R Group (FP-80A, TFP-80C)	4
Pad Assignment of HCD64F38076R (Top View)	9
CPU	
Memory Map	24
CPU Registers	25
Usage of General Registers	
Relationship between Stack Pointer and Stack Area	
General Register Data Formats (1)	
General Register Data Formats (2)	
Memory Data Formats	
Instruction Formats	
Branch Address Specification in Memory Indirect Mode	46
On-Chip Memory Access Cycle	49
On-Chip Peripheral Module Access Cycle (3-State Access)	
CPU Operating States	51
State Transitions	
Example of Timer Configuration with Two Registers Allocated to Same	
Address	53
	Overview Internal Block Diagram of H8/38076R Group Pin Assignment of H8/38076R Group (FP-80A, TFP-80C) Pin Assignment of H8/38076R Group (TLP-85V) Pad Assignment of HCD64F38076R (Top View) Pad Assignment of HCD64338076R (Top View) Pad Assignment of HCD64538076R (Top View) CPU Memory Map General Register Data Formats (1) General Register Data Formats (2) Memory Data Formats Instruction Formats Branch Address Specification in Memor

Section 3 Exception Handling

Figure 3.1	Reset Exception Handling Sequence	62
Figure 3.2	Interrupt Sources and their Numbers	63
Figure 3.3	Stack Status after Exception Handling	64
Figure 3.4	Operation when Odd Address is Set in SP	66
Figure 3.5	Port Mode Register (or AEGSR) Setting and Interrupt Request Flag Clearing	
	Procedure	69

Section 4 Interrupt Controller

Figure 4.1	Block Diagram of Interrupt Controller	71
Figure 4.2	Flowchart of Procedure Up to Interrupt Acceptance	89
Figure 4.3	Interrupt Exception Handling Sequence	91



Figure 1 1	Contention between I	nterrupt Generation	and Disabling	93
Figure 4.4	Contention between I	menupi Generation	and Disabiling	

Section 5 Clock Pulse Generators

Figure 5.1	Block Diagram of Clock Pulse Generators (Flash Memory Version) (1)	
Figure 5.1	Block Diagram of Clock Pulse Generators (Masked ROM Version) (2)	
Figure 5.2	Typical Connection to Crystal Resonator	
Figure 5.3	Typical Connection to Ceramic Resonator	100
Figure 5.4	Example of External Clock Input	100
Figure 5.5	Typical Connection to 32.768-kHz/38.4-kHz Crystal Resonator	101
Figure 5.6	Equivalent Circuit of 32.768-kHz/38.4-kHz Crystal Resonator	102
Figure 5.7	Pin Connection when not Using Subclock	102
Figure 5.8	Pin Connection when Inputting External Clock	103
Figure 5.9	Example of Crystal and Ceramic Resonator Arrangement	104
Figure 5.10	Negative Resistance Measurement and Circuit Modification Suggestions	105
Figure 5.11	Example of Incorrect Board Design	106
Figure 5.12	Oscillation Stabilization Wait Time	107

Section 6 Power-Down Modes

Figure 6.1	Mode Transition Diagram	116
Figure 6.2	Standby Mode Transition and Pin States	129
Figure 6.3	External Input Signal Capture when Signal Changes before/after Standby Mode	
	or Watch Mode	131

Section 7 ROM

Flash Memory Block Configuration	. 135
Programming/Erasing Flowchart Example in User Program Mode	. 144
Program/Program-Verify Flowchart	. 146
Erase/Erase-Verify Flowchart	. 149
Module Standby Mode Setting	. 153
	Programming/Erasing Flowchart Example in User Program Mode Program/Program-Verify Flowchart Erase/Erase-Verify Flowchart

Section 9 I/O Ports

Figure 9.1	Port 1 Pin Configuration	
Figure 9.2	Port 3 Pin Configuration	
Figure 9.3	Port 4 Pin Configuration	
Figure 9.4	Port 5 Pin Configuration	
Figure 9.5	Port 6 Pin Configuration	
Figure 9.6	Port 7 Pin Configuration	
Figure 9.7	Port 8 Pin Configuration	
Figure 9.8	Port 9 Pin Configuration	
Figure 9.9	Port A Pin Configuration	



Figure 9.10	Port B Pin Configuration	194
Figure 9.11	Input/Output Data Inversion Function	198

Section 10 Realtime Clock (RTC)

Figure 10.1	Block Diagram of RTC	201
Figure 10.2	Definition of Time Expression	206
Figure 10.3	Initial Setting Procedure	210
Figure 10.4	Example: Reading of Inaccurate Time Data	211

Section 11 Timer F

Figure 11.1	Block Diagram of Timer F	216
Figure 11.2	TMOFH/TMOFL Output Timing	224
Figure 11.3	Clear Interrupt Request Flag when Interrupt Source Generation Signal is	
	Valid	229

Section 12 16-Bit Timer Pulse Unit (TPU)

Figure 12.1	Block Diagram of TPU	233
Figure 12.2	16-Bit Register Access Operation [CPU ↔ TCNT (16 Bits)]	248
Figure 12.3	8-Bit Register Access Operation [CPU ↔ TCR (Upper 8 Bits)]	248
Figure 12.4	8-Bit Register Access Operation [CPU ↔ TMDR (Lower 8 Bits)]	249
Figure 12.5	Example of Counter Operation Setting Procedure	250
Figure 12.6	Free-Running Counter Operation	251
Figure 12.7	Periodic Counter Operation	252
Figure 12.8	Example of Setting Procedure for Waveform Output by Compare Match	252
Figure 12.9	Example of 1 Output Operation	253
Figure 12.10	Example of Toggle Output Operation	253
Figure 12.11	Example of Setting Procedure for Input Capture Operation	254
Figure 12.12	Example of Input Capture Operation	254
Figure 12.13	Example of Synchronous Operation Setting Procedure	255
Figure 12.14	Example of Synchronous Operation	256
Figure 12.15	Setting Procedure for Operation with Cascaded Operation	257
Figure 12.16	Example of Operation with Cascaded Connection	258
Figure 12.17	Example of PWM Mode Setting Procedure	260
Figure 12.18	Example of PWM Mode Operation (1)	261
Figure 12.19	Example of PWM Mode Operation (2)	262
Figure 12.20	Example of PWM Mode Operation (3)	263
Figure 12.21	Count Timing in Internal Clock Operation	265
Figure 12.22	Count Timing in External Clock Operation	265
Figure 12.23	Output Compare Output Timing	266
Figure 12.24	Input Capture Input Signal Timing	267



Figure 12.25	Counter Clear Timing (Compare Match)	267
Figure 12.26	Counter Clear Timing (Input Capture)	268
Figure 12.27	TGI Interrupt Timing (Compare Match)	268
Figure 12.28	TGI Interrupt Timing (Input Capture)	269
Figure 12.29	TCIV Interrupt Setting Timing	269
Figure 12.30	Timing for Status Flag Clearing by CPU	270
Figure 12.31	Contention between TCNT Write and Clear Operation	271
Figure 12.32	Contention between TCNT Write and Increment Operation	272
Figure 12.33	Contention between TGR Write and Compare Match	273
Figure 12.34	Contention between TGR Read and Input Capture	274
Figure 12.35	Contention between TGR Write and Input Capture	275
Figure 12.36	Contention between Overflow and Counter Clearing	276
Figure 12.37	Contention between TCNT Write and Overflow	277

Section 13 Asynchronous Event Counter (AEC)

Figure 13.1	Block Diagram of Asynchronous Event Counter	280
Figure 13.2	Software Procedure when Using ECH and ECL as 16-Bit Event Counter	288
Figure 13.3	Software Procedure when Using ECH and ECL as 8-Bit Event Counters	289
Figure 13.4	Event Counter Operation Waveform	290
Figure 13.5	Example of Clock Control Operation	291

Section 14 Watchdog Timer

Figure 14.1	Block Diagram of Watchdog Timer	296
Figure 14.2	Example of Watchdog Timer Operation	302
Figure 14.3	Interval Timer Mode Operation	303
Figure 14.4	Timing of OVF Flag Setting	303

Section 15 Serial Communication Interface 3 (SCI3, IrDA)

Figure 15.1 (1) Block Diagram of SCI3_1	307
Figure 15.1 (2	2) Block Diagram of SCI3_2	308
Figure 15.2	Data Format in Asynchronous Communication	330
Figure 15.3	Relationship between Output Clock and Transfer Data Phase	
	(Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)	331
Figure 15.4	Sample SCI3 Initialization Flowchart	335
Figure 15.5	Example SCI3 Operation in Transmission in Asynchronous Mode	
	(8-Bit Data, Parity, One Stop Bit)	336
Figure 15.6	Sample Serial Transmission Flowchart (Asynchronous Mode)	337
Figure 15.7	Example SCI3 Operation in Reception in Asynchronous Mode	
	(8-Bit Data, Parity, One Stop Bit)	339
Figure 15.8	Sample Serial Data Reception Flowchart (Asynchronous Mode) (1)	340

Figure 15.8	Sample Serial Data Reception Flowchart (Asynchronous Mode) (2)	341
Figure 15.9	Data Format in Clocked Synchronous Communication	342
Figure 15.10	Example of SCI3 Operation in Transmission in Clocked Synchronous Mode	343
Figure 15.11	Sample Serial Transmission Flowchart (Clocked Synchronous Mode)	344
Figure 15.12	Example of SCI3 Reception Operation in Clocked Synchronous Mode	345
Figure 15.13	Sample Serial Reception Flowchart (Clocked Synchronous Mode)	346
Figure 15.14	Sample Flowchart of Simultaneous Serial Transmit and Receive Operations	
	(Clocked Synchronous Mode)	347
Figure 15.15	IrDA Block Diagram	348
Figure 15.16	IrDA Transmission and Reception	349
Figure 15.17	(a) RDRF Setting and RXI Interrupt	353
Figure 15.17	(b) TDRE Setting and TXI Interrupt	353
Figure 15.17	(c) TEND Setting and TEI Interrupt	353
Figure 15.18	Receive Data Sampling Timing in Asynchronous Mode	355
Figure 15.19	Relation between RDR Read Timing and Data	357

Section 16 Serial Communication Interface 4 (SCI4)

Block Diagram of SCI4	360
Data Transfer Format	368
Flowchart Example of SCI4 Initialization	369
Flowchart Example of Data Transmission	370
Transmit Operation Example	371
Flowchart Example of Data Reception	372
Receive Operation Example	373
Flowchart Example of Simultaneous Transmission and Reception	374
Relationship between Reading RDR4 and RDRF	377
Transfer Format when Internal Clock of $\phi/2$ is Selected	377
	Data Transfer Format Flowchart Example of SCI4 Initialization Flowchart Example of Data Transmission Transmit Operation Example Flowchart Example of Data Reception Receive Operation Example Flowchart Example of Simultaneous Transmission and Reception Relationship between Reading RDR4 and RDRF

Section 17 14-Bit PWM

Figure 17.1	Block Diagram of 14-Bit PWM	
Figure 17.2	Example of Pulse-Division Type PWM Using Division by Four	
Figure 17.3	PWM Output Waveform	

Section 18 A/D Converter

Figure 18.1	Block Diagram of A/D Converter	
Figure 18.2	External Trigger Input Timing	
Figure 18.3	Example of A/D Conversion Operation	
Figure 18.4	Flowchart of Procedure for Using A/D Converter (Polling by Software)	393
Figure 18.5	Flowchart of Procedure for Using A/D Converter (Interrupts Used)	
Figure 18.6	A/D Conversion Accuracy Definitions (1)	395



Figure 18.7	A/D Conversion Accuracy Definitions (2)	395
Figure 18.8	Example of Analog Input Circuit	396

Section 19 LCD Controller/Driver

Figure 19.1	Block Diagram of LCD Controller/Driver	400
Figure 19.2	Handling of LCD Drive Power Supply when Using 1/2 Duty	410
Figure 19.3	LCD RAM Map (1/4 Duty)	412
Figure 19.4	LCD RAM Map (1/3 Duty)	413
Figure 19.5	LCD RAM Map (1/2 Duty)	413
Figure 19.6	LCD RAM Map (Static Mode)	414
Figure 19.7	Output Waveforms for Each Duty Cycle (A Waveform)	415
Figure 19.8	Output Waveforms for Each Duty Cycle (B Waveform)	416
Figure 19.9	Capacitance Connection when Using 3-V Constant-Voltage Power Supply	
	Circuit	418
Figure 19.10	Connection of External Split Resistor	420

Section 20 I²C Bus Interface 2 (IIC2)

Figure 20.1	Block Diagram of I ² C Bus Interface 2	422
Figure 20.2	External Circuit Connections of I/O Pins	423
Figure 20.3	I ² C Bus Formats	437
Figure 20.4	I ² C Bus Timing	437
Figure 20.5	Master Transmit Mode Operation Timing (1)	439
Figure 20.6	Master Transmit Mode Operation Timing (2)	439
Figure 20.7	Master Receive Mode Operation Timing (1)	441
Figure 20.8	Master Receive Mode Operation Timing (2)	442
Figure 20.9	Slave Transmit Mode Operation Timing (1)	444
Figure 20.10	Slave Transmit Mode Operation Timing (2)	445
Figure 20.11	Slave Receive Mode Operation Timing (1)	446
Figure 20.12	Slave Receive Mode Operation Timing (2)	446
Figure 20.13	Clocked Synchronous Serial Transfer Format	447
Figure 20.14	Transmit Mode Operation Timing	448
Figure 20.15	Receive Mode Operation Timing	449
Figure 20.16	Block Diagram of Noise Conceler	450
Figure 20.17	Sample Flowchart for Master Transmit Mode	451
Figure 20.18	Sample Flowchart for Master Receive Mode	452
Figure 20.19	Sample Flowchart for Slave Transmit Mode	453
Figure 20.20	Sample Flowchart for Slave Receive Mode	454
Figure 20.21	Timing of Bit Synchronous Circuit	456



Section 21 Power-On Reset Circuit

Figure 21.1	Power-On Reset Circuit	459
Figure 21.2	Power-On Reset Circuit Operation Timing	461

Section 22 Address Break

Figure 22.1	Block Diagram of Address Break	
Figure 22.2	Address Break Interrupt Operation Example (1)	
Figure 22.2	Address Break Interrupt Operation Example (2)	

Section 24 Electrical Characteristics

Figure 24.1	Power-On Reset Circuit Reset Timing	
Figure 24.2	Clock Input Timing	
Figure 24.3	RES Low Width Timing	
Figure 24.4	Input Timing	
Figure 24.5	SCK3 Input Clock Timing	
Figure 24.6	SCI3 Input/Output Timing in Clocked Synchronous Mode	
Figure 24.7	Clock Input Timing for TCLKA to TCLKC Pins	
Figure 24.8	I ² C Bus Interface Input/Output Timing	
Figure 24.9	Output Load Condition	

Appendix

Figure B.1 (a)	Port 1 Block Diagram (P16) (F-ZTAT Version)	561
Figure B.1 (b)	Port 1 Block Diagram (P16) (Masked ROM Version)	562
Figure B.1 (c)	Port 1 Block Diagram (P15 to P12)	562
Figure B.1 (d)	Port 1 Block Diagram (P11, P10)	563
Figure B.2 (a)	Port 3 Block Diagram (P37) (F-ZTAT Version)	564
Figure B.2 (b)	Port 3 Block Diagram (P37) (Masked ROM Version)	564
Figure B.2 (c)	Port 3 Block Diagram (P36) (F-ZTAT Version)	565
Figure B.2 (d)	Port 3 Block Diagram (P36) (Masked ROM Version)	565
Figure B.2 (e)	Port 3 Block Diagram (P32)	566
Figure B.2 (f)	Port 3 Block Diagram (P31)	567
	Port 3 Block Diagram (P30)	
Figure B.3 (a)	Port 4 Block Diagram (P42)	569
Figure B.3 (b)	Port 4 Block Diagram (P41)	570
	Port 4 Block Diagram (P40)	
Figure B.4	Port 5 Block Diagram	572
Figure B.5	Port 6 Block Diagram	
Figure B.6	Port 7 Block Diagram	
Figure B.7	Port 8 Block Diagram	
Figure B.8 (a)	Port 9 Block Diagram (P93)	



Figure B.8 (b)	Port 9 Block Diagram (P92)	75
Figure B.8 (c)	Port 9 Block Diagram (P91, P90)	76
Figure B.9	Port A Block Diagram	76
Figure B.10 (a) Port B Block Diagram (PB7 to PB3)	77
Figure B.10 (b) Port B Block Diagram (PB2 to PB0)	78
Figure D.1	Package Dimensions (FP-80A)	33
Figure D.2	Package Dimensions (TFP-80C)	34
Figure D.3	Package Dimensions (TLP-85V)	35
	Cross-Sectional View of Chip	
	(HCD64338076R, HCD64338075R, HCD64338074R, and HCD64338073R) 58	36
Figure E.2	Cross-Sectional View of Chip (HCD64F38076R)	36
Figure F.1	Bonding Pad Form	
	(HCD64F38076R, HCD64338076R, HCD64338075R, HCD64338074R,	
	and HCD64338073R)	37
Figure G.1	Chip Tray Specifications	
	(HCD64338076R, HCD64338075R, HCD64338074R, and HCD64338073R) 58	38
Figure G.2	Chip Tray Specifications (HCD64F38076R)	39



Tables

Castion 1	Onormion	
Section 1		
Table 1.1	TLP-85V Pin Correspondence	
Table 1.2	Pad Coordinate of HCD64F38076R	
Table 1.3	Pad Coordinate of HCD64338076R	
Table 1.4	Pin Functions	
Section 2	СРИ	
Table 2.1	Operation Notation	
Table 2.2	Data Transfer Instructions	
Table 2.3	Arithmetic Operations Instructions (1)	
Table 2.3	Arithmetic Operations Instructions (2)	
Table 2.4	Logic Operations Instructions	
Table 2.5	Shift Instructions	
Table 2.6	Bit Manipulation Instructions	
Table 2.7	Branch Instructions	
Table 2.8	System Control Instructions	
Table 2.9	Block Data Transfer Instructions	
Table 2.10	Addressing Modes	
Table 2.11	Absolute Address Access Ranges	
Table 2.12	Effective Address Calculation (1)	
Table 2.12	Effective Address Calculation (2)	
Section 3	Exception Handling	
Table 3.1	Exception Sources and Vector Address	
Table 3.2	Reset Sources	
Table 3.3	Interrupt Wait States	
Table 3.4	Conditions under which Interrupt Request Flag is Set to 1	
Section 4	Interrupt Controller	
Table 4.1	Pin Configuration	
Table 4.2	Interrupt Sources, Vector Addresses, and Interrupt Priorities	
Table 4.3	Interrupt Control States	
Table 4.4	Interrupt Country States (States)	
Section 5	Clock Pulse Generators	

Table 5.1	Selection Method for System Clock Oscillator and On-Chip Oscillator.	



Section 6 Power-Down Modes

Table 6.1	Operating Frequency and Waiting Time	111
Table 6.2	Transition Mode after SLEEP Instruction Execution and Interrupt Handling	117
Table 6.3	Internal State in Each Operating Mode	120

Section 7 ROM

Table 7.1	Setting Programming Modes	140
Table 7.2	Boot Mode Operation	
Table 7.3	System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate is	
	Possible	143
Table 7.4	Reprogram Data Computation Table	147
Table 7.5	Additional-Program Data Computation Table	147
Table 7.6	Programming Time	147
Table 7.7	Flash Memory Operating States	152

Section 10 Realtime Clock (RTC)

Table 10.1	Pin Configuration	
Table 10.2	Interrupt Sources	

Section 11 Timer F

Table 11.1	Pin Configuration	
Table 11.2	Timer F Operating States	

Section 12 16-Bit Timer Pulse Unit (TPU)

Table 12.1	TPU Functions	
Table 12.2	Pin Configuration	
Table 12.3	CCLR1 and CCLR0 (Channels 1 and 2)	
Table 12.4	TPSC2 to TPSC0 (Channel 1)	
Table 12.5	TPSC2 to TPSC0 (Channel 2)	
Table 12.6	MD3 to MD0	
Table 12.7	TIOR_1 (Channel 1)	
Table 12.8	TIOR_2 (Channel 2)	
Table 12.9	TIOR_1 (Channel 1)	
Table 12.10	TIOR_2 (Channel 2)	
Table 12.11	Counter Combination in Operation with Cascaded Connection	
Table 12.12	PWM Output Registers and Output Pins	
Table 12.13	TPU Interrupts	

Section 13 Asynchronous Event Counter (AEC)

Table 13.1	Pin Configuration	280
------------	-------------------	-----



Table 13.2	Examples of Event Counter PWM Operation	291
Table 13.3	Operating States of Asynchronous Event Counter	
Table 13.4	Maximum Clock Frequency	293

Section 15 Serial Communication Interface 3 (SCI3, IrDA)

Table 15.1	SCI3 Channel Configuration	306
Table 15.2	Pin Configuration	309
Table 15.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)	320
Table 15.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)	321
Table 15.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (3)	322
Table 15.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (4)	323
Table 15.4	Relation between n and Clock	323
Table 15.5	Maximum Bit Rate for Each Frequency (Asynchronous Mode)	324
Table 15.6	BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (1)	325
Table 15.6	BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (2)	
Table 15.7	Relation between n and Clock	327
Table 15.8	Data Transfer Formats (Asynchronous Mode)	332
Table 15.9	SMR Settings and Corresponding Data Transfer Formats	333
Table 15.10	SMR and SCR Settings and Clock Source Selection	334
Table 15.11	SSR Status Flags and Receive Data Handling	339
Table 15.12	IrCKS2 to IrCKS0 Bit Settings	350
Table 15.13	SCI3 Interrupt Requests	351
Table 15.14	Transmit/Receive Interrupts	352

Section 16 Serial Communication Interface 4 (SCI4)

Table 16.1	Pin Configuration	
	Prescaler Division Ratio and Transfer Clock Cycle (Internal Clock)	
Table 16.3	SCI4 Interrupt Sources	

Section 17 14-Bit PWM


Table 17.1	Pin Configuration	380
	Correspondence Between PWCR, PWRD, and Output Waveform	
Table 17.3	PWM Operating States	384

Section 18 A/D Converter

Table 18.1	Pin Configuration	. 387
Table 18.2	Operating States of A/D Converter	. 390

Section 19 LCD Controller/Driver

Table 19.1	Pin Configuration	401
------------	-------------------	-----



TT 1 1 10 0	
Table 19.2	Duty Cycle and Common Function Selection
Table 19.3	Segment Driver Selection
Table 19.4	Frame Frequency Selection
Table 19.5	Output Levels
Table 19.6	Power-Down Modes and Display Operation
Section 20	I ² C Bus Interface 2 (IIC2)
Table 20.1	Pin Configuration
Table 20.2	Transfer Rate
Table 20.2	Interrupt Requests
Table 20.3	Time for Monitoring SCL
1000 20.4	The for Montoning Self
Section 22	Address Break
Table 22.1	Access and Data Bus Used
Table 22.2	Operating States of Address Break
Section 24	Electrical Characteristics
Table 24.1	Absolute Maximum Ratings
Table 24.2	DC Characteristics
Table 24.3	Control Signal Timing
Table 24.4	Serial Interface Timing
Table 24.5	I ² C Bus Interface Timing
Table 24.6	A/D Converter Characteristics
Table 24.7	LCD Characteristics
Table 24.8	Power-On Reset Circuit Characteristics
Table 24.9	Watchdog Timer Characteristics
Table 24.10	Flash Memory Characteristics
Table 24.11	Absolute Maximum Ratings
Table 24.12	DC Characteristics
Table 24.13	Control Signal Timing
Table 24.14	Serial Interface Timing
Table 24.15	I ² C Bus Interface Timing
Table 24.16	A/D Converter Characteristics
Table 24.17	LCD Characteristics
Table 24.18	Power-On Reset Circuit Characteristics
Table 24.19	Watchdog Timer Characteristics
Table 24.20	Recommended Crystal Resonators
Table 24.21	Recommended Ceramic Resonators



Appendix

Instruction Set	. 533
Operation Code Map (1)	. 546
Operation Code Map (2)	. 547
Operation Code Map (3)	. 548
Number of Cycles in Each Instruction	. 550
Number of Cycles in Each Instruction	. 551
Combinations of Instructions and Addressing Modes	. 560
	Operation Code Map (1) Operation Code Map (2) Operation Code Map (3) Number of Cycles in Each Instruction Number of Cycles in Each Instruction



Rev. 4.00 Aug 23, 2006 Page Ixxii of Ixxii



Section 1 Overview

1.1 Features

- High-speed H8/300H central processing unit with an internal 16-bit architecture Upward-compatible with H8/300 CPU on an object level Sixteen 16-bit general registers
 62 basic instructions
- Various peripheral functions RTC (can be used as a free-running counter) Asynchronous event counter (AEC) LCD controller/driver Timer F 16-bit timer pulse unit (TPU) 14-bit PWM Watchdog timer SCI (Asynchronous or clocked synchronous serial communication interface) I²C bus interface (conforms to the I²C bus interface format that is advocated by Philips Electronics) 10-bit A/D converter



• On-chip memory

Product Classification		Model	ROM	RAM	
Flash memory version (F-ZTAT [™] version)	H8/38076RF	HD64F38076R	52 kbytes*	2 kbytes	
Masked ROM version	H8/38076R	HD64338076R	48 kbytes	2 kbytes	
	H8/38075R	HD64338075R	40 kbytes	2 kbytes	
	H8/38074R	HD64338074R	32 kbytes	1 kbyte	
	H8/38073R	HD64338073R	24 kbytes	1 kbyte	

Note: F-ZTAT[™] is a trademark of Renesas Technology Corp.

^k 4-kbyte area of 52-kbyte ROM is used for the on-chip debugging emulator. When the on-chip debugging emulator is not used, 52-kbyte area is available.

• General I/O ports

I/O pins: 55 I/O pins, including 4 large current ports ($I_{OL} = 15 \text{ mA}$, @ $V_{OL} = 1.0 \text{ V}$) Input-only pins: 8 input pins

- Supports various power-down states
- Compact package

Package	Code	Old Code	Body Size	Pin Pitch	Remarks
QFP-80	PRQP0080JB-A	FP-80A	14 imes 14 mm	0.65 mm	
TQFP-80	PTQP0080KC-A	TFP-80C	12 imes12 mm	0.5 mm	
P-TFLGA-85	PTLG0085JA-A	TLP-85V	$7 \times 7 \text{ mm}$	0.65 mm	

1.2 Internal Block Diagram




Figure 1.1 Internal Block Diagram of H8/38076R Group

1.3 Pin Assignment




Figure 1.2 Pin Assignment of H8/38076R Group (FP-80A, TFP-80C)




Figure 1.3 Pin Assignment of H8/38076R Group (TLP-85V)

Table 1.1 TLP-85V Pin Correspondence

Pin Name

H8/38076R Group	Pin Symbol (TLP-85V)
P13/TIOCB1/TCLKB	B1
P14/TIOCA2/TCLKC	C1
P15/TIOCB2	B2
P16/SCK4	C2
P30/SCK32/TMOW	D1
P31/RXD32/SDA	D3
P32/TXD32/SCL	D2
P36/SI4	E1
P37/SO4	E3
X1	F2
X2	E2
Vss	F3
OSC2	G3
OSC1	F1
TEST/ADTRG	G2
RES	H2
NMI	G1
P40/SCK31/TMIF	H3
P41/RXD31/IrRXD/TMOFL	J1
P42/TXD31/IrTXD/TMOFH	H1
NC	K1
Vcc	K2
C1	K3
C2	J2
V1	J3
V2	K4
V3	H4
PA0/COM1	J4
PA1/COM2	K5

Pin Name

H8/38076R Group	Pin Symbol (TLP-85V)
PA2/COM3	H5
PA3/COM4	J6
P50/WKP0/SEG1	J5
P51/WKP1/SEG2	H6
P52/WKP2/SEG3	H7
P53/WKP3/SEG4	K6
P54/WKP4/SEG5	J7
P55/WKP5/SEG6	J8
P56/WKP6/SEG7	К7
P57/WKP7/SEG8	H8
P60/SEG9	К9
P61/SEG10	K8
NC	K10
P62/SEG11	J10
P63/SEG12	H10
P64/SEG13	J9
P65/SEG14	H9
P66/SEG15	G10
P67/SEG16	G8
P70/SEG17	G9
P71/SEG18	F10
P72/SEG19	F8
P73/SEG20	E9
P74/SEG21	F9
P75/SEG22	E8
P76/SEG23	D8
P77/SEG24	E10
P80/SEG25	D9
P81/SEG26	C9
P82/SEG27	D10
P83/SEG28	C8

Pin Name	
H8/38076R Group	Pin Symbol (TLP-85V)
P84/SEG29	B10
P85/SEG30	C10
NC	A10
P86/SEG31	A9
P87/SEG32	A8
PB7/AN7	В9
PB6/AN6	B8
PB5/AN5	A7
PB4/AN4	C7
PB3/AN3	В7
PB2/AN2/IRQ3	A6
PB1/AN1/IRQ1	C6
PB0/AN0/IRQ0	B5
Avcc	B6
Vss/Avss	C5
IRQAEC	C4
P90/PWM1	A5
P91/PWM2	B4
P92/IRQ4	В3
P93	A4
P10/AEVH	C3
P11/AEVL	A2
P12/TIOCA1/TCLKA	A3
NC	A1
NC	D4




Figure 1.4 Pad Assignment of HCD64F38076R (Top View)

Pad No. Pad Name X (µm) Y (µm) 1 P13/TIOCB1/TCLKB -2223 1797 2 P14/TIOCA2/TCLKC -2223 1615 3 P15/TIOCB2 -2223 1434 4 P16/SCK4 -2223 1295 5 P30/SCK32/TMOW -2223 941 7 P32/TXD32/SDA -2223 941 7 P32/TXD32/SCL -2223 523 9 P37/SO4 -2223 105 11 X2 -2223 -105 12 AVss -2223 -314 13 Vss -2223 -314 14 OSC2 -2223 -418 14 OSC2 -2223 -732 15 OSC1 -2223 -732 16 TEST/ADTRG -2223 -1150 18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1360 19 P40/SCK31/TMOFH			Coordinate			
2 P14/TIOCA2/TCLKC -2223 1615 3 P15/TIOCB2 -2223 1434 4 P16/SCK4 -2223 1295 5 P30/SCK32/TMOW -2223 941 7 P32/TXD32/SDA -2223 732 8 P36/SI4 -2223 523 9 P37/SO4 -2223 314 10 X1 -2223 105 11 X2 -2223 -314 13 Vss -2223 -314 14 OSC2 -2223 -523 15 OSC1 -2223 -523 16 TEST/ADTRG -2223 -1150 18 NMI -2223 -1150 19 P40/SCK31/TMIF -2223 -1150 21 P42/TXD31/IrTXD/TMOFL -2223 -1160 19 P40/SCK31/TMIF -2223 -1169 22 Vcc -1987 -2223 23 C1 <t< th=""><th>Pad No.</th><th>Pad Name</th><th>X (μm)</th><th>Υ (μm)</th><th></th></t<>	Pad No.	Pad Name	X (μm)	Υ (μm)		
3 P15/TIOCB2 -2223 1434 4 P16/SCK4 -2223 1295 5 P30/SCK32/TMOW -2223 941 7 P32/TXD32/SDA -2223 941 7 P32/TXD32/SCL -2223 523 9 P37/SO4 -2223 314 10 X1 -2223 105 11 X2 -2223 -105 12 AVss -2223 -314 13 Vss -2223 -523 14 OSC2 -2223 -523 15 OSC1 -2223 -523 16 TEST/ADTRG -2223 -523 17 RES -2223 -1150 18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrTXD/TMOFL -2223 -1187 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 <td>1</td> <td>P13/TIOCB1/TCLKB</td> <td>-2223</td> <td>1797</td> <td></td>	1	P13/TIOCB1/TCLKB	-2223	1797		
4 P16/SCK4 -2223 1295 5 P30/SCK32/TMOW -2223 1150 6 P31/RXD32/SDA -2223 941 7 P32/TXD32/SCL -2223 732 8 P36/SI4 -2223 523 9 P37/SO4 -2223 314 10 X1 -2223 105 11 X2 -2223 -105 12 AVss -2223 -314 13 Vss -2223 -523 14 OSC2 -2223 -523 15 OSC1 -2223 -523 16 TEST/ADTRG -2223 -1150 18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrRXD/TMOFL -2223 -1778 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223	2	P14/TIOCA2/TCLKC	-2223	1615		
5 P30/SCK32/TMOW -2223 1150 6 P31/RXD32/SDA -2223 941 7 P32/TXD32/SCL -2223 732 8 P36/SI4 -2223 523 9 P37/SO4 -2223 314 10 X1 -2223 105 11 X2 -2223 -105 12 AVss -2223 -314 13 Vss -2223 -523 14 OSC2 -2223 -523 15 OSC1 -2223 -523 16 TEST/ADTRG -2223 -941 17 RES -2223 -1150 18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrRXD/TMOFL -2223 -1187 21 P42/TXD31/IrTXD/TMOFH -2223 -1187 22 Vcc -1987 -2223 23 C1 -17	3	P15/TIOCB2	-2223	1434		
6 P31/RXD32/SDA -2223 941 7 P32/TXD32/SCL -2223 732 8 P36/SI4 -2223 523 9 P37/SO4 -2223 314 10 X1 -2223 105 11 X2 -2223 -105 12 AVss -2223 -314 13 Vss -2223 -418 14 OSC2 -2223 -523 15 OSC1 -2223 -732 16 TEST/ADTRG -2223 -941 17 RES -2223 -1150 18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrXD/TMOFL -2223 -1778 21 P42/TXD31/IrXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569	4	P16/SCK4	-2223	1295		
7 P32/TXD32/SCL -2223 732 8 P36/SI4 -2223 523 9 P37/SO4 -2223 314 10 X1 -2223 105 11 X2 -2223 -105 12 AVss -2223 -314 13 Vss -2223 -418 14 OSC2 -2223 -523 15 OSC1 -2223 -732 16 TEST/ADTRG -2223 -1150 18 NMI -2223 -1150 18 NMI -2223 -1160 19 P40/SCK31/TMIF -2223 -1160 20 P41/RXD31/IrTXD/TMOFL -2223 -1178 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27	5	P30/SCK32/TMOW	-2223	1150		
8 P36/SI4 -2223 523 9 P37/SO4 -2223 314 10 X1 -2223 105 11 X2 -2223 -105 12 AVss -2223 -314 13 Vss -2223 -418 14 OSC2 -2223 -523 15 OSC1 -2223 -732 16 TEST/ADTRG -2223 -941 17 RES -2223 -1150 18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrRXD/TMOFL -2223 -1778 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223<	6	P31/RXD32/SDA	-2223	941		
9 P37/SO4 -2223 314 10 X1 -2223 105 11 X2 -2223 -105 12 AVss -2223 -314 13 Vss -2223 -418 14 OSC2 -2223 -523 15 OSC1 -2223 -732 16 TEST/ADTRG -2223 -941 17 RES -2223 -1150 18 NMI -2223 -1150 18 NMI -2223 -1160 19 P40/SCK31/TMIF -2223 -1160 20 P41/RXD31/IrRXD/TMOFL -2223 -1178 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 </td <td>7</td> <td>P32/TXD32/SCL</td> <td>-2223</td> <td>732</td> <td></td>	7	P32/TXD32/SCL	-2223	732		
10 X1 -2223 105 11 X2 -2223 -105 12 AVss -2223 -314 13 Vss -2223 -418 14 OSC2 -2223 -523 15 OSC1 -2223 -732 16 TEST/ADTRG -2223 -941 17 RES -2223 -1150 18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrXD/TMOFL -2223 -1987 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	8	P36/SI4	-2223	523		
11 X2 -2223 -105 12 AVss -2223 -314 13 Vss -2223 -418 14 OSC2 -2223 -523 15 OSC1 -2223 -732 16 TEST/ADTRG -2223 -941 17 RES -2223 -1150 18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrRXD/TMOFL -2223 -1778 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	9	P37/SO4	-2223	314		
12 AVss -2223 -314 13 Vss -2223 -418 14 OSC2 -2223 -523 15 OSC1 -2223 -732 16 TEST/ADTRG -2223 -941 17 RES -2223 -1150 18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrRXD/TMOFL -2223 -1778 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	10	X1	-2223	105		
13 Vss -2223 -418 14 OSC2 -2223 -523 15 OSC1 -2223 -732 16 TEST/ADTRG -2223 -941 17 RES -2223 -1150 18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrRXD/TMOFL -2223 -1778 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	11	X2	-2223	-105		
14 OSC2 -2223 -523 15 OSC1 -2223 -732 16 TEST/ADTRG -2223 -941 17 RES -2223 -1150 18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrRXD/TMOFL -2223 -1778 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	12	AVss	-2223	-314		
15 OSC1 -2223 -732 16 TEST/ADTRG -2223 -941 17 RES -2223 -1150 18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrRXD/TMOFL -2223 -1778 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	13	Vss	-2223	-418		
16 TEST/ADTRG -2223 -941 17 RES -2223 -1150 18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrRXD/TMOFL -2223 -1778 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	14	OSC2	-2223	-523		
17RES-2223-115018NMI-2223-136019P40/SCK31/TMIF-2223-156920P41/RXD31/IrRXD/TMOFL-2223-177821P42/TXD31/IrTXD/TMOFH-2223-198722Vcc-1987-222323C1-1775-222324C2-1569-222325V1-1360-222326V2-1150-222327V3-941-222328PA0/COM1-732-2223	15	OSC1	-2223	-732		
18 NMI -2223 -1360 19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrRXD/TMOFL -2223 -1778 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	16	TEST/ADTRG	-2223	-941		
19 P40/SCK31/TMIF -2223 -1569 20 P41/RXD31/IrRXD/TMOFL -2223 -1778 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	17	RES	-2223	-1150		
20 P41/RXD31/IrRXD/TMOFL -2223 -1778 21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	18	NMI	-2223	-1360		
21 P42/TXD31/IrTXD/TMOFH -2223 -1987 22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	19	P40/SCK31/TMIF	-2223	-1569		
22 Vcc -1987 -2223 23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	20	P41/RXD31/IrRXD/TMOFL	-2223	-1778		
23 C1 -1775 -2223 24 C2 -1569 -2223 25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	21	P42/TXD31/IrTXD/TMOFH	-2223	-1987		
24C2-1569-222325V1-1360-222326V2-1150-222327V3-941-222328PA0/COM1-732-2223	22	Vcc	-1987	-2223		
25 V1 -1360 -2223 26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	23	C1	-1775	-2223		
26 V2 -1150 -2223 27 V3 -941 -2223 28 PA0/COM1 -732 -2223	24	C2	-1569	-2223		
27 V3 -941 -2223 28 PA0/COM1 -732 -2223	25	V1	-1360	-2223		
28 PA0/COM1 -732 -2223	26	V2	-1150	-2223		
	27	V3	-941	-2223		
29 PA1/COM2 -523 -2223	28	PA0/COM1	-732	-2223		
	29	PA1/COM2	-523	-2223		

Table 1.2 Pad Coordinate of HCD64F38076R

		Coordinate			
Pad No.	Pad Name	X (μm)	Υ (μm)		
30	PA2/COM3	-314	-2223		
31	PA3/COM4	-105	-2223		
32	P50/WKP0/SEG1	105	-2223		
33	P51/WKP1/SEG2	314	-2223		
34	P52/WKP2/SEG3	523	-2223		
35	P53/WKP3/SEG4	732	-2223		
36	P54/WKP4/SEG5	941	-2223		
37	P55/WKP5/SEG6	1150	-2223		
38	P56/WKP6/SEG7	1360	-2223		
39	P57/WKP7/SEG8	1569	-2223		
40	P60/SEG9	1778	-2223		
41	P61/SEG10	1987	-2223		
42	P62/SEG11	2223	-1987		
43	P63/SEG12	2223	-1778		
44	P64/SEG13	2223	-1569		
45	P65/SEG14	2223	-1360		
46	P66/SEG15	2223	-1150		
47	P67/SEG16	2223	-941		
48	P70/SEG17	2223	-732		
49	P71/SEG18	2223	-523		
50	P72/SEG19	2223	-314		
51	P73/SEG20	2223	-105		
52	P74/SEG21	2223	105		
53	P75/SEG22	2223	314		
54	P76/SEG23	2223	523		
55	P77/SEG24	2223	660		
56	P80/SEG25	2223	941		
57	P81/SEG26	2223	1222		
58	P82/SEG27	2223	1360		
59	P83/SEG28	2223	1569		
60	P84/SEG29	2223	1778		

Renesas

		Coordinate			
Pad No.	Pad Name	Χ (μm)	Υ (μm)		
61	P85/SEG30	2223	1987		
62	P86/SEG31	1987	2223		
63	P87/SEG32	1852	2223		
64	PB7/AN7	1483	2223		
65	PB6/AN6	1341	2223		
66	PB5/AN5	1150	2223		
67	PB4/AN4	941	2223		
68	PB3/AN3	732	2223		
69	PB2/AN2/IRQ3	523	2223		
70	PB1/AN1/IRQ1	314	2223		
71	PB0/AN0/IRQ0	105	2223		
72	AVcc	-105	2223		
73	Vss/AVss	-314	2223		
74	IRQAEC	-523	2223		
75	P90/PWM1	-732	2223		
76	P91/PWM2	-941	2223		
77	P92/IRQ4	-1150	2223		
78	P93	-1360	2223		
79	P10/AEVH	-1569 2223			
80	P11/AEVL	-1778	2223		
81	P12/TIOCA1/TCLKA	-1987	2223		

 Note: The power supply (Vss) pads in pad numbers 12 and 13 must not be open but connected. When the TEST pad in pad number 16 is not used as the ADTRG pin, it must be connected to the Vss voltage level. If not, this LSI does not operate correctly.
 When the TEST pad is used as the ADTRG pin, the function should be changed to the ADTRG pin at Vss voltage level during a reset in advance.




Figure 1.5 Pad Assignment of HCD64338076R (Top View)

		Coordinate			
Pad No.	Pad Name	X (μm)	Υ (μm)		
1	P13/TIOCB1/TCLKB	-1683	1484		
2	P14/TIOCA2/TCLKC	-1683	1328		
3	P15/TIOCB2	-1683	1172		
4	P16	-1683	1016		
5	P30/SCK32/TMOW	-1683	859		
6	P31/RXD32/SDA	-1683	703		
7	P32/TXD32/SCL	-1683	547		
8	P36	-1683	391		
9	P37	-1683	234		
10	X1	-1683	97		
11	X2	-1683	-29		
12	VSS	-1683	-234		
13	OSC2	-1683	-391		
14	OSC1	-1683	-575		
15	TEST/ADTRG	-1683	-703		
16	RES	-1683	-859		
17	NMI	-1683	-1016		
18	P40/SCK31/TMIF	-1683	-1172		
19	P41/RXD31/IrRXD/TMOFL	-1683	-1328		
20	P42/TXD31/IrTXD/TMOFH	-1683	-1484		
21	VCC	-1448	-1728		
22	C1	-1208	-1728		
23	C2	-1085	-1728		
24	V1	-963	-1728		
25	V2	-841	-1728		
26	V3	-689	-1728		
27	PA0/COM1	-536	-1728		
28	PA1/COM2	-384	-1728		
29	PA2/COM3	-231	-1728		

Table 1.3 Pad Coordinate of HCD64338076R

		Coordinate			
Pad No.	Pad Name	X (μm)	Υ (μm)		
30	PA3/COM4	-79	-1728		
31	P50/WKP0/SEG1	79	-1728		
32	P51/WKP1/SEG2	231	-1728		
33	P52/WKP2/SEG3	384	-1728		
34	P53/WKP3/SEG4	536	-1728		
35	P54/WKP4/SEG5	689	-1728		
36	P55/WKP5/SEG6	841	-1728		
37	P56/WKP6/SEG7	994	-1728		
38	P57/WKP7/SEG8	1146	-1728		
39	P60/SEG9	1298	-1728		
40	P61/SEG10	1448	-1728		
41	P62/SEG11	1683	-1484		
42	P63/SEG12	1683	-1328		
43	P64/SEG13	1683	-1159		
44	P65/SEG14	1683	-1016		
45	P66/SEG15	1683	-859		
46	P67/SEG16	1683	-703		
47	P70/SEG17	1683	-547		
48	P71/SEG18	1683	-391		
49	P72/SEG19	1683	-234		
50	P73/SEG20	1683	-78		
51	P74/SEG21	1683	78		
52	P75/SEG22	1683	234		
53	P76/SEG23	1683	391		
54	P77/SEG24	1683	547		
55	P80/SEG25	1683	703		
56	P81/SEG26	1683	859		
57	P82/SEG27	1683	1016		
58	P83/SEG28	1683	1172		
59	P84/SEG29	1683	1328		
60	P85/SEG30	1683	1484		

Renesas

		Coordinate			
Pad No.	Pad Name	X (μm)	Υ (μm)		
61	P86/SEG31	1448	1728		
62	P87/SEG32	1298	1728		
63	PB7/AN7	1146	1728		
64	PB6/AN6	994	1728		
65	PB5/AN5	841	1728		
66	PB4/AN4	689	1728		
67	PB3/AN3	536	1728		
68	PB2/AN2/IRQ3	384	1728		
69	PB1/AN1/IRQ1	231	1728		
70	PB0/AN0/IRQ0	79	1728		
71	AVCC	-79	1728		
72	VSS/AVSS	-231	1728		
73	IRQAEC	-384	1728		
74	P90/PWM1	-536	1728		
75	P91/PWM2	-689	1728		
76	P92/IRQ4	-841	1728		
77	P93	-994	1728		
78	P10/AEVH	-1146	1728		
79	P11/AEVL	-1298	1728		
80	P12/TIOCA1/TCLKA	-1448	1728		

Note: The power supply (Vss) pads in pad number 12 must not be open but connected. When the TEST pad in pad number 15 is not used as the ADTRG pin, it must be connected to the Vss voltage level. If not, this LSI does not operate correctly.

When the TEST pad is used as the $\overline{\text{ADTRG}}$ pin, the function should be changed to the $\overline{\text{ADTRG}}$ pin at Vss voltage level during a reset in advance.

1.4 Pin Functions

Table 1.4Pin Functions

		Pin	No.				
Туре	Symbol	FP-80A, TFP-80C	TLP-85V	Pad No.*1	Pad No.* ²	I/O	Functions
Power supply pins	Vcc	21	K2	22	21	Input	Power supply pins. Connect this pin to the system power supply.
	Vss	12, 72 (= AVss)	F3, C5 (= AVss)	13, 73	12, 72	Input	Ground pins. Connect this pin to the system power supply (0 V).
	AVcc	71	B6	72	71	Input	Analog power supply pins for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply.
	AVss	72 (= Vss)	C5 (= Vss)	73	72	Input	Ground pins for the A/D converter. Connect this pin to the system power supply (0 V).
	V1 to V3	24 to 26	J3, K4, H4	25 to 27	24 to 26	Input	Power supply pins for the LCD controller/driver.
	C1	22	K3	23	22	Input	Capacitance pins for stepping up the
	C2	23	J2	24	23	Input	LCD drive power supply.
Clock pins	OSC1	14	F1	15	14	Input	These pins connect with crystal or
	OSC2	13	G3	14	13	Output	ceramic resonator for the system clock, or can be used to input an external clock.
							See section 5, Clock Pulse Generators, for a typical connection.
	X1	10	F2	10	10	Input	These pins connect with a 32.768- or
	X2	11	E2	11	11	Output	38.4-kHz crystal resonator for the subclock. See section 5, Clock Pulse Generators, for a typical connection.

		Pi	in No.				
Туре	Symbol	FP-80A, TFP-80C	TLP-85V	Pad No.* ¹	Pad No.* ²	I/O	Functions
System control	RES	16	H2	17	16	Input	Reset pins. The power-on reset circuit is incorporated. When externally driven low, the chip is reset.
	TEST	15	G2	16	15	Input	Test pins. Also used as the ADTRG pin. When this pin is not used as the ADTRG pin, users cannot use this pin. Connect this pin to Vss. When this pin is used as the ADTRG pin, see section 18.4.2, External Trigger Input Timing.
Interrupt	NMI	17	G1	18	17	Input	NMI interrupt request pins.
pins							Non-maskable interrupt request input pin.
	IRQ0	70	B5	71	70	Input	External interrupt request input pins.
	IRQ1	69	C6	70	69	Input	Can select the rising or falling edge.
	IRQ3	68	A6	69	68	Input	_
	IRQ4	76	B3	77	76	Input	_
	IRQAEC	73	C4	74	73	Input	Interrupt input pins for the asynchronous event counter.
							This pin enables the asynchronous event input. In the masked ROM version, this pin controls turning on/off the on-chip oscillator during a reset.
	WKP0 to WKP7	31 to 38	J5, H6, H7, K6, J7, J8, K7, H8		31 to 38	Input	Wakeup interrupt request input pins. Can select the rising or falling edge.

		Pi	n No.				
Туре	Symbol	FP-80A, TFP-80C	TLP-85V	Pad No.* ¹	Pad No.* ²	I/O	Functions
16-bit timer pulse unit (TPU)	TIOCA1	80	A3	81	80	I/O	Pins for the TGR1A input capture input or output compare output, or PWM output.
	TIOCB1	1	B1	1	1	Input	Pins for the TGR1B input capture input.
	TIOCA2	2	C1	2	2	I/O	Pins for the TGR2A input capture input or output compare output, or PWM output.
	TIOCB2	3	B2	3	3	Input	Pins for the TGR2B input capture input.
	TCLKA	80	A3	81	80	Input	External clock input pins.
	TCLKB	1	B1	1	1	Input	_
	TCLKC	2	C1	2	2	Input	
Timer F	TMIF	18	H3	19	18	Input	Event input pins for input to the timer F counter.
	TMOFL	19	J1	20	19	Output	Output pins for waveforms generated by the timer FL output compare function.
	TMOFH	20	H1	21	20	Output	Output pins for waveforms generated by the timer FH output compare function.
Asynch- ronous	AEVL	79	A2	80	79	Input	Event input pins for input to the asynchronous event counter.
event counter (AEC)	AEVH	78	C3	79	78	Input	-
RTC	TMOW	5	D1	5	5	Output	Divided clock output pins for the RTC.
14-bit PWM	PWM1	74	A5	75	74	Output	
	PWM2	75	B4	76	75	Output	by the 14-bit PWM in PWM channels 1 and 2.

Section 1	Overview
-----------	----------

		Pi	n No.				
Туре	Symbol	FP-80A, TFP-80C	TLP-85V	Pad No.* ¹	Pad No.* ²	I/O	Functions
Serial commu- nication interface 4	SCK4	4	C2	4	_	I/O	Transfer clock pins for SCI4 data transmission/reception. When the E7 or on-chip emulator debugger is used, this pin is not available.
(SCI4) (F-ZTAT version only)	SI4	8	E1	8	_	Input	SCI4 data input pins. When the E7 or on-chip emulator debugger is used, this pin is not available.
oy	SO4	9	E3	9	_	Output	SCI4 data output pins. When the E7 or on-chip emulator debugger is used, this pin is not available.
Serial	SCK31	18	H3	19	18	I/O	SCI3_1 clock I/O pins.
commu- nication interface 3	RXD31/ IrRXD	19	J1	20	19	Input	SCI3_1 data input pins or data input pins for the IrDA format.
(SCI3)	TXD31/ IrTXD	20	H1	21	20	Output	SCI3_1 data output pins or data output pins for the IrDA format.
	SCK32	5	D1	5	5	I/O	SCI3_2 clock I/O pins.
	RXD32	6	D3	6	6	Input	SCI3_2 data input pins.
	TXD32	7	D2	7	7	Output	SCI3_2 data output pins.
A/D converter	AN0 to AN2	70 to 68	B5, C6, A6	71 to 69	70 to 68	Input	Analog data input pins for the A/D converter.
	AN3 to AN7* ^₄	67 to 63	B7, C7, A7, B8, B9	68 to 64	67 to 63	Input	-
	ADTRG	15	G2	16	15	Input	External trigger input pins for the A/D converter.
I ² C bus	SDA	6	D3	6	6	I/O	IIC data I/O pins.
interface 2 (IIC2)	SCL	7	D2	7	7	I/O	IIC clock I/O pins.

		Pi	n No.				
Туре	Symbol	FP-80A, TFP-80C	TLP-85V	Pad No.* ¹	Pad No.* ²	I/O	Functions
LCD controller/ driver	COM1 to COM4	27 to 30	J4, K5, H5, J6	28 to 31	27 to 30	Output	LCD common output pins.
	SEG1 to SEG8	31 to 38	J5, H6, H7, K6, J7, J8, K7, H8		31 to 38	Output	LCD segment output pins.
	SEG9 to SEG16	39 to 46	K9, K8, J10 H10, J9, H9, G8	40 to 47	39 to 46	Output	
	SEG17 to SEG24	47 to 54	G9, F10, F8, E9, F9, E8, D8, E10	48 to 55	47 to 54	Output	
	SEG25 to SEG32	55 to 62	D9, C9, D10, C8, B10, C10, A9, A8	56 to 63	55 to 62	Output	
I/O ports	P10 to P12	78 to 80	C3, A2, A3	79 to 81	78 to 80	I/O	7-bit I/O pins. Input or output can be designated for each bit by means of
	P13 to P16	1 to 4	B1, C1, B2, C2	1 to 4	1 to 4	-	the port control register 1 (PCR1).
	P30 to P32, P36, P37	5 to 9	D1, D3, D2, E1, E3	5 to 9	5 to 9	I/O	5-bit I/O pins. Input or output can be designated for each bit by means of the port control register 3 (PCR3).
	P40 to P42	18 to 20	H3, J1, H1	19 to 21	18 to 20	I/O	3-bit I/O pins. Input or output can be designated for each bit by means of the port control register 4 (PCR4).
	P50 to P57	31 to 38	J5, H6, H7, K6, J7, J8, K7, H8		31 to 38	I/O	8-bit I/O pins. Input or output can be designated for each bit by means of the port control register 5 (PCR5).
	P60 to P67	39 to 46	K9, K8, J10, H10, J9, H9, G10, G8	40 to 47	39 to 46	I/O	8-bit I/O pins. Input or output can be designated for each bit by means of the port control register 6 (PCR6).

Renesas

		Pi	n No.				
Туре	Symbol	FP-80A, TFP-80C	TLP-85V	Pad No.* ¹	Pad No.* ²	I/O	Functions
I/O ports	P70 to P77	47 to 54	G9, F10, F8, E9, F9, E8, D8, E10	48 to 55	47 to 54	I/O	8-bit I/O pins. Input or output can be designated for each bit by means of the port control register 7 (PCR7).
	P80 to P87	55 to 62	D9, C9, D10, C8, B10, C10, A9, A8	56 to 63	55 to 62	I/O	8-bit I/O pins. Input or output can be designated for each bit by means of the port control register 8 (PCR8).
	P90 to P93	74 to 77	A5, B4, B3, A4	75 to 78	74 to 77	I/O	4-bit I/O pins. Input or output can be designated for each bit by means of the port control register 9 (PCR9).
	PA0 to PA3	27 to 30	J4, K5, H5, J6	28 to 31	27 to 30	I/O	4-bit I/O pins. Input or output can be designated for each bit by means of the port control register A (PCRA).
	PB0 to PB7	70 to 63	B5, C6, A6, B7, C7, A7, B8, B9		70 to 63	Input	8-bit input-only pins

Notes: 1. Pad no. for the flash memory version.

2. Pad no. for the masked ROM version.

Section 2 CPU

This LSI has an H8/300H CPU with an internal 32-bit architecture that is upward-compatible with the H8/300 CPU, and supports only normal mode, which has a 64-kbyte address space.

Upward-compatible with H8/300 CPUs Can execute H8/300 CPUs object programs Additional eight 16-bit extended registers 32-bit transfer and arithmetic and logic instructions are added Signed multiply and divide instructions are added. • General-register architecture Sixteen 16-bit general registers also usable as sixteen 8-bit registers and eight 16-bit registers, or eight 32-bit registers • Sixty-two basic instructions 8/16/32-bit data transfer and arithmetic and logic instructions Multiply and divide instructions Powerful bit-manipulation instructions Eight addressing modes ٠ Register direct [Rn] Register indirect [@ERn] Register indirect with displacement [@(d:16,ERn) or @(d:24,ERn)] Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn] Absolute address [@aa:8, @aa:16, @aa:24] Immediate [#xx:8, #xx:16, or #xx:32] Program-counter relative [@(d:8,PC) or @(d:16,PC)] Memory indirect [@@aa:8] 64-kbyte address space • High-speed operation

RENESAS

All frequently-used instructions execute in one or two states

8/16/32-bit register-register add/subtract : 2 state

- 8×8 -bit register-register multiply : 14 states
- $16 \div 8$ -bit register-register divide : 14 states
- 16×16 -bit register-register multiply : 22 states
- $32 \div 16$ -bit register-register divide : 22 states

• Power-down state

Transition to power-down state by SLEEP instruction

2.1 Address Space and Memory Map

The address space of this LSI is 64 kbytes, which includes the program area and the data area.

Figure 2.1 shows the memory map.




Figure 2.1 Memory Map

2.2 Register Configuration

The H8/300H CPU has the internal registers shown in figure 2.2. There are two types of registers; general registers and control registers. The control registers are a 24-bit program counter (PC), and an 8-bit condition-code register (CCR).




Figure 2.2 CPU Registers

2.2.1 General Registers

The H8/300H CPU has eight 32-bit general registers. These general registers are all functionally identical and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.3 illustrates the usage of the general registers. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum of sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.

The usage of each register can be selected independently.




Figure 2.3 Usage of General Registers

General register ER7 has the function of the stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.4 shows the relationship between the stack pointer and the stack area.






Figure 2.4 Relationship between Stack Pointer and Stack Area

2.2.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized when the start address is loaded by the vector address generated during reset exception-handling sequence.

2.2.3 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is initialized to 1 by reset exception-handling sequence, but other bits are not initialized.

Some instructions leave flag bits unchanged. Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see Appendix A.1, Instruction List.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	I	1	R/W	Interrupt Mask Bit
				Masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence.
6	UI	Undefined	R/W	User Bit
				Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.
5	Н	Undefined	R/W	Half-Carry Flag
				When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.
4	U	Undefined	R/W	User Bit
				Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.
3	Ν	Undefined	R/W	Negative Flag
				Stores the value of the most significant bit of data as a sign bit.
2	Z	Undefined	R/W	Zero Flag
				Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.
1	V	Undefined	R/W	Overflow Flag
				Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.
0	С	Undefined	R/W	Carry Flag
				Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:
				Add instructions, to indicate a carry
				Subtract instructions, to indicate a borrow
				Shift and rotate instructions, to indicate a carry
				The carry flag is also used as a bit accumulator by bit manipulation instructions.

2.3 Data Formats

The H8/300H CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, ..., 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

2.3.1 General Register Data Formats

Data Type 1-bit data	General Register RnH	Data Format 7 0 7 6 5 4 3 2 1 0 Don't care
1-bit data	RnL	7 0 Don't care 7 6 5 4 3 2 1 0
4-bit BCD data	RnH	7 4 3 0 Upper Lower Don't care
4-bit BCD data	RnL	7 4 3 0 Don't care Upper Lower
Byte data	RnH	7 0 Don't care MSB LSB
Byte data	RnL	Don't care

Figure 2.5 shows the data formats in general registers.

Figure 2.5 General Register Data Formats (1)




Figure 2.5 General Register Data Formats (2)



2.3.2 Memory Data Formats

Figure 2.6 shows the data formats in memory. The H8/300H CPU can access word data and longword data in memory, however word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, an address error does not occur, however the least significant bit of the address is regarded as 0, so access begins the preceding address. This also applies to instruction fetches.

When ER7 (SP) is used as an address register to access the stack area, the operand size should be word or longword.

Data Type	Address	Data Format
	7	0
1-bit data	Address L 7	6 5 4 3 2 1 0
Byte data	Address L MSB	LSB
Word data	Address 2M MSB Address 2M+1	LSB
Longword data	Address 2N MSB Address 2N+1	
	Address 2N+2 Address 2N+3	LSB

Figure 2.6 Memory Data Formats

2.4 Instruction Set

2.4.1 Table of Instructions Classified by Function

The H8/300H CPU has 62 instructions. Tables 2.2 to 2.9 summarize the instructions in each functional category. The notation used in tables 2.2 to 2.9 is defined in table 2.1.

Symbol	Description
Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register or address register)
(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition-code register
Ν	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
^	Logical AND
V	Logical OR
\oplus	Logical XOR
\rightarrow	Move
	NOT (logical complement)

 Table 2.1
 Operation Notation

Symb	ol	Description	
:3/:8/:1	6/:2	24 3-, 8-, 16-, or 24-bit length	
Note:	*	General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers/address register (ER0 to ER7).	0

Table 2.2 Data Transfer Instructions

Instructio	n Size*	Function
MOV	B/W/L	$(EAs) \rightarrow Rd, Rs \rightarrow (EAd)$ Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
MOVFPE	В	$(EAs) \rightarrow Rd$ Cannot be used in this LSI.
MOVTPE	В	$Rs \rightarrow (EAs)$ Cannot be used in this LSI.
POP	W/L	$@SP+ \rightarrow Rn$ Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L $@SP+$, ERn.
PUSH	W/L	$Rn \rightarrow @-SP$ Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.
Note: *	Refers to the	operand size.
	B: Byte	
	W: Word	
	L: Longword	

Table 2.3 Arithmetic Operations Instructions (1)	I)
--	----

Instructio	n Size*	Function
ADD SUB	B/W/L	$Rd \pm Rs \rightarrow Rd$, $Rd \pm \#IMM \rightarrow Rd$ Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register (immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction.)
ADDX SUBX	В	$Rd \pm Rs \pm C \rightarrow Rd$, $Rd \pm \#IMM \pm C \rightarrow Rd$ Performs addition or subtraction with carry on byte data in two general registers, or on immediate data and data in a general register.
INC DEC	B/W/L	$Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$ Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)
ADDS SUBS	L	$\begin{array}{ll} Rd\pm 1\toRd, & Rd\pm 2\toRd, & Rd\pm 4\toRd\\ Adds \text{ or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.} \end{array}$
DAA DAS	В	Rd (decimal adjust) \rightarrow Rd Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
MULXS	B/W	$\begin{array}{l} Rd\timesRs\toRd\\ Performs \text{ signed multiplication on data in two general registers: either 8}\\ bits\times8 \ bits\to16 \ bits \ or \ 16 \ bits\times16 \ bits\to32 \ bits. \end{array}$
DIVXU	B/W	$\begin{array}{l} Rd \div Rs \to Rd \\ Performs \text{ unsigned division on data in two general registers: either 16} \\ bits \div 8 \ bits \to 8\text{-bit quotient and 8-bit remainder or 32 bits} \div 16 \ bits \to \\ 16-bit quotient and 16-bit remainder. \end{array}$
Note: *	Refers to the B: Byte W: Word L: Longword	operand size.

Instructio	n Size*	Function
DIVXS	B/W	$\begin{array}{l} Rd\divRs\toRd\\ Performs\ signed\ division\ on\ data\ in\ two\ general\ registers:\ either\ 16\ bits\div\\ 8\ bits\to8\text{-}bit\ quotient\ and\ 8\text{-}bit\ remainder\ or\ 32\ bits\div\ 16\ bits\to16\text{-}bit\\ quotient\ and\ 16\text{-}bit\ remainder. \end{array}$
CMP	B/W/L	Rd – Rs, Rd – #IMM Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result.
NEG	B/W/L	$0 - Rd \rightarrow Rd$ Takes the two's complement (arithmetic complement) of data in a general register.
EXTU	W/L	Rd (zero extension) \rightarrow Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
EXTS	W/L	$\begin{array}{l} \mbox{Rd (sign extension)} \rightarrow \mbox{Rd} \\ \mbox{Extends the lower 8 bits of a 16-bit register to word size, or the lower 16} \\ \mbox{bits of a 32-bit register to longword size, by extending the sign bit.} \end{array}$
Note: *	Refers to the B: Byte W: Word L: Longword	operand size.

Table 2.3 Arithmetic Operations Instructions (2)



Instructio	n Size*	Function
AND	B/W/L	$Rd \wedge Rs \rightarrow Rd$, $Rd \wedge \#IMM \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data.
OR	B/W/L	$Rd \lor Rs \rightarrow Rd$, $Rd \lor \#IMM \rightarrow Rd$ Performs a logical OR operation on a general register and another general register or immediate data.
XOR	B/W/L	$Rd \oplus Rs \rightarrow Rd$, $Rd \oplus \#IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	B/W/L	\neg (Rd) \rightarrow (Rd) Takes the one's complement (logical complement) of general register contents.
Note: *	Refers to the	operand size.
	B: Byte	
	W: Word	
	L: Longword	

Table 2.4 Logic Operations Instructions

Table 2.5Shift Instructions

Instructio	n Size*	Function
SHAL	B/W/L	$Rd (shift) \rightarrow Rd$
SHAR		Performs an arithmetic shift on general register contents.
SHLL	B/W/L	$Rd (shift) \rightarrow Rd$
SHLR		Performs a logical shift on general register contents.
ROTL	B/W/L	$Rd \text{ (rotate)} \rightarrow Rd$
ROTR		Rotates general register contents.
ROTXL	B/W/L	Rd (rotate) \rightarrow Rd
ROTXR		Rotates general register contents through the carry flag.
Note: * Refers to the operand size.		
	B: Byte	
	W: Word	

L: Longword

Instruction	Size*	Function	
BSET	В	$1 \rightarrow$ (<bit-no.> of <ead>) Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>	
BCLR	В	$0 \rightarrow$ (<bit-no.> of <ead>) Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>	
BNOT	В	¬ (<bit-no.> of <ead>) → (<bit-no.> of <ead>) Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.></ead></bit-no.>	
BTST	В	¬ (<bit-no.> of <ead>) → Z Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</ead></bit-no.>	
BAND	В	$C \land (of) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.	
BIAND	В	$C \land \neg$ (<bit-no.> of <ead>) $\rightarrow C$ ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.</ead></bit-no.>	
		The bit number is specified by 3-bit immediate data.	
BOR	В	$C \lor (of) \rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.	
BIOR	В	$C \lor \neg$ (<bit-no.> of <ead>) $\rightarrow C$ ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.</ead></bit-no.>	
		The bit number is specified by 3-bit immediate data.	
BXOR	В	$C \oplus (of) \rightarrow C$ XORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.	
BIXOR	В	$C \oplus \neg$ (<bit-no.> of <ead>) $\rightarrow C$ XORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag.</ead></bit-no.>	
		The bit number is specified by 3-bit immediate data.	

Table 2.6 Bit Manipulation Instructions

Instruction	Size*	Function
BLD	В	(<bit-no.> of <ead>) \rightarrow C Transfers a specified bit in a general register or memory operand to the carry flag.</ead></bit-no.>
BILD	В	¬ (<bit-no.> of <ead>) → C Transfers the inverse of a specified bit in a general register or memory operand to the carry flag.</ead></bit-no.>
		The bit number is specified by 3-bit immediate data.
BST	В	$C \rightarrow$ (<bit-no.> of <ead>) Transfers the carry flag value to a specified bit in a general register or memory operand.</ead></bit-no.>
BIST	В	\neg C \rightarrow (<bit-no.> of <ead>) Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand.</ead></bit-no.>
		The bit number is specified by 3-bit immediate data.
Note: * Re	efers to the	e operand size.

B: Byte

Instruction	Size	Function	Function						
Bcc*			Branches to a specified address if a specified condition is true. The branching conditions are listed below.						
		Mnemonic Description		Condition					
		BRA(BT)	Always (true)	Always					
		BRN(BF)	Never (false)	Never					
		BHI	High	$C \lor Z = 0$					
		BLS	Low or same	C ∨ Z = 1					
		BCC(BHS)	Carry clear (high or same)	C = 0					
		BCS(BLO)	Carry set (low)	C = 1					
		BNE	Not equal	Z = 0					
		BEQ	Equal	Z = 1					
		BVC	Overflow clear	V = 0					
		BVS	Overflow set	V = 1					
		BPL	Plus	N = 0					
		BMI	Minus	N = 1					
		BGE	Greater or equal	$N \oplus V = 0$					
		BLT	Less than	$N \oplus V = 1$					
		BGT	Greater than	$Z \lor (N \oplus V) = 0$					
		BLE	Less or equal	$Z \vee (N \oplus V) = 1$					
JMP		Branches unconditionally to a specified address.							
BSR		Branches to a s	subroutine at a specified	d address.					
JSR		Branches to a s	subroutine at a specified	d address.					
RTS		Returns from a	subroutine						

Table 2.7Branch Instructions

Note: * Bcc is the general name for conditional branch instructions.



Instructio	on Size*	Function
RTE	—	Returns from an exception-handling routine.
SLEEP	—	Causes a transition to a power-down state.
LDC	B/W	$(EAs) \rightarrow CCR$ Moves the source operand contents to the CCR. The CCR size is one byte, but in transfer from memory, data is read by word access.
STC	B/W	$CCR \rightarrow (EAd)$ Transfers the CCR contents to a destination location. The condition code register size is one byte, but in transfer to memory, data is written by word access.
ANDC	В	$CCR \land \#IMM \rightarrow CCR$ Logically ANDs the CCR with immediate data.
ORC	В	$CCR \lor \#IMM \rightarrow CCR$ Logically ORs the CCR with immediate data.
XORC	В	$CCR \oplus \#IMM \rightarrow CCR$ Logically XORs the CCR with immediate data.
NOP	—	$PC + 2 \rightarrow PC$ Only increments the program counter.
Note: *	Refers to the B: Byte W: Word	e operand size.

Table 2.8 System Control Instructions

Instruction	Size	Function
EEPMOV.B		if R4L \neq 0 then Repeat @ER5+ \rightarrow @ER6+, R4L-1 \rightarrow R4L Until R4L = 0 else next;
EEPMOV.W		if R4 \neq 0 then Repeat @ER5+ \rightarrow @ER6+, R4-1 \rightarrow R4 Until R4 = 0 else next;
		Transfers a data block. Starting from the address set in ER5, transfers data for the number of bytes set in R4L or R4 to the address location set in ER6.
		Execution of the next instruction begins as soon as the transfer is completed.

Table 2.9 Block Data Transfer Instructions



2.4.2 Basic Instruction Formats

H8/300H CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op), a register field (r), an effective address extension (EA), and a condition field (cc).

Figure 2.7 shows examples of instruction formats.

(1) **Operation Field**

Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

(2) Register Field

Specifies a general register. Address registers are specified by 3 bits, and data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

(3) Effective Address Extension

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A24-bit address or displacement is treated as a 32-bit data in which the first 8 bits are 0 (H'00).

(4) Condition Field

Specifies the branching condition of Bcc instructions.




Figure 2.7 Instruction Formats

2.5 Addressing Modes and Effective Address Calculation

The following describes the H8/300H CPU. In this LSI, the upper eight bits are ignored in the generated 24-bit address, so the effective address is 16 bits.

2.5.1 Addressing Modes

The H8/300H CPU supports the eight addressing modes listed in table 2.10. Each instruction uses a subset of these addressing modes. Addressing modes that can be used differ depending on the instruction. For details, refer to Appendix A.4, Combinations of Instructions and Addressing Modes.

Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit-manipulation instructions use register direct, register indirect, or the absolute addressing mode (@aa:8) to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:24,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @–ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

Table 2.10 Addressing Modes

(1) Register Direct—Rn

The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

.

should be even.

(2) Register Indirect—@ERn

The register field of the instruction code specifies an address register (ERn), the lower 24 bits of which contain the address of the operand on memory.

(3) Register Indirect with Displacement—@(d:16, ERn) or @(d:24, ERn)

A 16-bit or 24-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the lower 24 bits of the sum the address of a memory operand. A 16-bit displacement is sign-extended when added.

(4) Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn

• Register indirect with post-increment—@ERn+

The register field of the instruction code specifies an address register (ERn) the lower 24 bits of which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents (32 bits) and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value should be even.

Register indirect with pre-decrement—@-ERn The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the lower 24 bits of the result is the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value

(5) Absolute Address—@aa:8, @aa:16, @aa:24

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24)

For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address space.

The access ranges of absolute addresses for this LSI are those shown in table 2.11, because the upper 8 bits are ignored.



Absolute Address	Access Range	
8 bits (@aa:8)	H'FF00 to H'FFFF	
16 bits (@aa:16)	H'0000 to H'FFFF	
24 bits (@aa:24)	H'0000 to H'FFFF	

Table 2.11 Absolute Address Access Ranges

(6) Immediate—#xx:8, #xx:16, or #xx:32

The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number.

(7) Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

(8) Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The memory operand is accessed in words, generating a 16-bit branch address. Figure 2.8 shows how to specify branch address for in memory indirect mode. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF).

Note that the first part of the address range is also the exception vector area.






Figure 2.8 Branch Address Specification in Memory Indirect Mode




Rev. 4.00 Aug 23, 2006 Page 47 of 594 REJ09B0093-0400

2.5.2 Effective Address Calculation

Table 2.12 indicates how effective addresses are calculated in each addressing mode. In this LSI the upper 8 bits of the effective address are ignored in order to generate a 16-bit effective address.

 Table 2.12
 Effective Address Calculation (1)



RENESAS




Table 2.12 Effective Address Calculation (2)

[Legend]

r, rm,rn : Register field

op : Operation field

disp : Displacement

IMM : Immediate data

abs : Absolute address

2.6 Basic Bus Cycle

CPU operation is synchronized by a system clock (ϕ) or a subclock (ϕ_{sub}). The period from a rising edge of ϕ or ϕ_{sub} to the next rising edge is called one state. A bus cycle consists of two states or three states. The cycle differs depending on whether access is to on-chip memory or to on-chip peripheral modules.

2.6.1 Access to On-Chip Memory (RAM, ROM)

Access to on-chip memory takes place in two states. The data bus width is 16 bits, allowing access in byte or word size. Figure 2.9 shows the on-chip memory access cycle.




Figure 2.9 On-Chip Memory Access Cycle

RENESAS

2.6.2 On-Chip Peripheral Modules

On-chip peripheral modules are accessed in two states or three states. The data bus width is 8 bits or 16 bits depending on the register. For description on the data bus width and number of accessing states of each register, refer to section 23.1, Register Addresses (Address Order). Registers with 16-bit data bus width can be accessed by word size only. Registers with 8-bit data bus width can be accessed by word size. When a register with 8-bit data bus width is accessed by word size, a bus cycle occurs twice. In two-state access, the operation timing is the same as that for on-chip memory.

Figure 2.10 shows the operation timing in the case of three-state access to an on-chip peripheral module.




Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)

2.7 **CPU States**

There are four CPU states: the reset state, program execution state, program halt state, and exception-handling state. The program execution state includes active (high-speed or mediumspeed) mode and subactive mode. For the program halt state, there are sleep (high-speed or medium-speed) mode, standby mode, watch mode, and subsleep mode. These states are shown in figure 2.11. Figure 2.12 shows the state transitions. For details on program execution state and program halt state, refer to section 6, Power-Down Modes. For details on exception handling, refer to section 3, Exception Handling.




Figure 2.11 CPU Operating States




Figure 2.12 State Transitions

2.8 Usage Notes

2.8.1 Notes on Data Access to Empty Areas

The address space of this LSI includes empty areas in addition to the ROM, RAM, and on-chip I/O registers areas available to the user. When data is transferred from CPU to empty areas, the transferred data will be lost. This action may also cause the CPU to malfunction. When data is transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

2.8.2 EEPMOV Instruction

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R4L, which starts from the address indicated by R5, to the address indicated by R6. Set R4L and R6 so that the end address of the destination address (value of R6 + R4L) does not exceed H'FFFF (the value of R6 must not change from H'FFFF to H'0000 during execution).



2.8.3 Bit-Manipulation Instruction

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified address in byte units, manipulate the data of the target bit, and write data to the same address again in byte units. Special care is required when using these instructions in cases where two registers are assigned to the same address, or when a bit is directly manipulated for a port or a register containing a write-only bit, because this may rewrite data of a bit other than the bit to be manipulated.

(1) Bit manipulation for two registers assigned to the same address

Example 1: Bit manipulation for the timer load register and timer counter

Figure 2.13 shows an example of a timer in which two timer registers are assigned to the same address. When a bit-manipulation instruction accesses the timer load register and timer counter of a reloadable timer, since these two registers share the same address, the following operations takes place.

- 1. Data is read in byte units.
- 2. The CPU sets or resets the bit to be manipulated with the bit-manipulation instruction.
- 3. The written data is written again in byte units to the timer load register.

The timer is counting, so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer counter may be modified and the modified value may be written to the timer load register.




Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Same Address

RENESAS

Example 2: When the BSET instruction is executed for port 5

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins and output low-level signals. An example to output a high-level signal at P50 with a BSET instruction is shown below.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0

• Prior to executing BSET instruction

• BSET instruction executed instruction

BSET #0, @PDR5

The BSET instruction is executed for port 5.

• After executing BSET instruction

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR5	0	0	1	1	1	1	1	1
PDR5	0	1	0	0	0	0	0	1

- Description on operation
- 1. When the BSET instruction is executed, first the CPU reads port 5.

Since P57 and P56 are input pins, the CPU reads the pin states (low-level and high-level input).

P55 to P50 are output pins, so the CPU reads the value in PDR5. In this example PDR5 has a value of H'80, but the value read by the CPU is H'40.

2. Next, the CPU sets bit 0 of the read data to 1, changing the PDR5 data to H'41.

3. Finally, the CPU writes H'41 to PDR5, completing execution of BSET instruction. As a result of the BSET instruction, bit 0 in PDR5 becomes 1, and P50 outputs a high-level signal. However, bits 7 and 6 of PDR5 end up with different values. To prevent this problem, store a copy of the PDR5 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PDR5.

MOV.B	#H'80,	ROL
MOV.B	ROL,	@RAM0
MOV.B	ROL,	@PDR5

• Prior to executing BSET instruction

The PDR5 value (H'80) is written to a work area in memory (RAM0) as well as to PDR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0	0

• BSET instruction executed

BSET #0, @RAMO

The BSET instruction is executed designating the PDR5 work area (RAM0).

• After executing BSET instruction

MOV.B	@RAM0, ROL
MOV.B	ROL, @PDR5

The work area (RAM0) value is written to PDR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High Ievel
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	1
RAM0	1	0	0	0	0	0	0	1

(2) Bit Manipulation in a Register Containing a Write-Only Bit

Example 3: BCLR instruction executed designating port 5 control register PCR5

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins that output low-level signals. An example of setting the P50 pin as an input pin by the BCLR instruction is shown below. It is assumed that a high-level signal will be input to this input pin.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0

• Prior to executing BCLR instruction

• BCLR instruction executed

BCLR #0, @PCR5

The BCLR instruction is executed for PCR5.

• After executing BCLR instruction

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Output	Output	Output	Output	Output	Output	Output	Input
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High level
PCR5	1	1	1	1	1	1	1	0
PDR5	1	0	0	0	0	0	0	0

- Description on operation
- 1. When the BCLR instruction is executed, first the CPU reads PCR5. Since PCR5 is a write-only register, the CPU reads a value of H'FF, even though the PCR5 value is actually H'3F.
- 2. Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE.
- 3. Finally, H'FE is written to PCR5 and BCLR instruction execution ends.

As a result of this operation, bit 0 in PCR5 becomes 0, making P50 an input port. However, bits 7 and 6 in PCR5 change to 1, so that P57 and P56 change from input pins to output pins. To prevent this problem, store a copy of the PDR5 data in a work area in memory and manipulate data of the bit in the work area, then write this data to PDR5.



• Prior to executing BCLR instruction

MOV.B	#H'3F,	ROL
MOV.B	ROL,	@RAM0
MOV.B	ROL,	@PCR5

The PCR5 value (H'3F) is written to a work area in memory (RAM0) as well as to PCR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	1

• BCLR instruction executed

BCLR #0, @RAMO

The BCLR instructions executed for the PCR5 work area (RAM0).

• After executing BCLR instruction

MOV.B @RAMO, ROL MOV.B ROL, @PCR5

The work area (RAM0) value is written to PCR5.

	P57	P56	P55	P54	P53	P52	P51	P50
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	High Ievel
PCR5	0	0	1	1	1	1	1	0
PDR5	1	0	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1	0

RENESAS



Section 3 Exception Handling

Exception handling may be caused by a reset or interrupts.

• Reset

A reset has the highest exception priority. Exception handling starts as soon as the reset is cleared by the $\overline{\text{RES}}$ pin. The chip is also reset when the watchdog timer overflows, and exception handling starts. Exception handling is the same as exception handling by the $\overline{\text{RES}}$ pin.

• Interrupts

External interrupts other than NMI and internal interrupts other than address break are masked by the I bit in CCR, and kept masked while the I bit is set to 1. Exception handling starts when the current instruction or exception handling ends, if an interrupt request has been issued.



3.1 Exception Sources and Vector Address

Table 3.1 shows the vector addresses and priority of each exception handling. When more than one interrupt is requested, handling is performed from the interrupt with the highest priority.

Source Origin	Exception Sources	Vector Number	Vector Address	Priority
Reset	RES, Watchdog Timer	0	H'0000 to H'0001	High
Reserved for system use	Break instructions	1	H'0002 to H'0003	▲
Reserved for system use	Break interrupts (mode transition)	2	H'0004 to H'0005	_
External interrupt	NMI	3	H'0006 to H'0007	_
Reserved for system use	Break conditions satisfied	4	H'0008 to H'0009	_
Address break	Break conditions satisfied	5	H'000A to H'000B	_
External interrupts	IRQ0	6	H'000C to H'000D	_
	IRQ1	7	H'000E to H'000F	_
	IRQAEC	8	H'0010 to H'0011	_
	IRQ3	9	H'0012 to H'0013	_
	IRQ4	10	H'0014 to H'0015	_
	WKP0	11	H'0016 to H'0017	_
	WKP1	12	H'0018 to H'0019	_
	WKP2	13	H'001A to H'001B	_
	WKP3	14	H'001C to H'001D	_
	WKP4	15	H'001E to H'001F	_
	WKP5	16	H'0020 to H'0021	_
	WKP6	17	H'0022 to H'0023	_
	WKP7	18	H'0024 to H'0025	_↓
Internal interrupts*	_	19 to 43	H'0026 to H'0056	Low

Table 3.1	Exception	Sources	and V	ector	Address

Note: * For details on the vector table of internal interrupts, refer to section 4.5, Interrupt Exception Handling Vector Table.

3.2 Reset

A reset has the highest exception priority.

A reset can be triggered by three sources. These are listed in table 3.2.

Table 3.2Reset Sources

Reset Source	Description
RES pin	Low-level input
Power-on reset circuit	Vcc rising edge
	For details, see section 21, Power-On Reset Circuit.
Watchdog timer	Counter overflow
	For details, see section 14, Watchdog Timer.

3.2.1 Reset Exception Handling

When a reset source occurs, all processing halts and the LSI enters the reset state. A reset initializes the internal state of the CPU and the registers of on-chip peripheral modules.

To ensure that this LSI is reset using the $\overline{\text{RES}}$ pin, proceed as follows.

- At power-on, or if the system clock pulse generator is stopped Hold the RES pin low until the operation of the clock pulse generator stabilizes.
- If the system clock pulse generator is running Hold the RES pin for the duration of the t_{REL} state specified in the electrical characteristics.

When a reset source is generated, reset exception handling starts and the LSI performs the following operations.

- 1. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized and the I bit in CCR is set to 1.
- 2. The reset exception handling vector address (H'0000 and H'0001) is read and transferred to the PC, and then program execution starts from the address indicated by the PC.

The reset exception handling sequence triggered by the $\overline{\text{RES}}$ pin is shown in figure 3.1.




Figure 3.1 Reset Exception Handling Sequence

3.2.2 Interrupt Immediately after Reset

Immediately after a reset, if an interrupt is accepted before the stack pointer (SP) is initialized, PC and CCR will not be pushed onto the stack correctly, resulting in program runaway. To prevent this, immediately after reset exception handling all interrupts are masked. For this reason, the initial program instruction is always executed immediately after a reset. This instruction should initialize the stack pointer (e.g. MOV.L #xx: 32, SP).

3.3 Interrupts

The interrupt sources include 14 external interrupts (NMI, IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, and WKP7 to WKP0) and 25 internal interrupts (for the flash memory version) or 24 internal interrupts (for the masked ROM version) from on-chip peripheral modules. Figure 3.2 shows the interrupt sources and their numbers.

The on-chip peripheral modules which require interrupt sources are the watchdog timer (WDT), address break, realtime clock (RTC), 16-bit timer pulse unit (TPU), asynchronous event counter (AEC), timer F, serial communication interface (SCI), and A/D converter. Interrupt vector addresses are allocated to individual sources.

NMI is an interrupt with the highest priority and accepted at all times. Interrupts are controlled by the interrupt controller. The interrupt controller can set interrupts other than NMI to one of three mask levels in order to control multiple interrupts. The interrupt priority registers A to E (IPRA to IPRE) of the interrupt controller set the interrupt mask level.

For details on interrupts, see section 4, Interrupt Controller.




Figure 3.2 Interrupt Sources and their Numbers

3.4 Stack Status after Exception Handling






Figure 3.3 Stack Status after Exception Handling

3.4.1 Interrupt Response Time

Table 3.3 shows the number of wait states after an interrupt request flag is set until the first instruction of the interrupt handling-routine is executed.

Table 3.3 Interrupt Wait States

Item	States	Total
Waiting time for completion of executing instruction*	1 to 23	15 to 37
Saving of PC and CCR to stack	4	
Vector fetch	2	
Instruction fetch	4	
Internal processing	4	

Note: * Excluding EEPMOV instruction.



3.5 Usage Notes

3.5.1 Notes on Stack Area Use

When word data is accessed in this LSI, the least significant bit of the address is regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should never indicate an odd address. To save register values, use PUSH.W Rn (MOV.W Rn, @–SP) or PUSH.L ERn (MOV.L ERn, @–SP). To restore register values, use POP.W Rn (MOV.W @SP+, Rn) or POP.L ERn (MOV.L @SP+, ERn).

Setting an odd address in SP may cause a program to crash. An example is shown in figure 3.4.




Figure 3.4 Operation when Odd Address is Set in SP

During interrupt exception handling or when an RTE instruction is executed, CCR contents are saved and restored in word size. Both the upper and lower bytes of word data are saved to the stack; on return, the even address contents are restored to CCR while the odd address contents are ignored.

3.5.2 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins and when the value of the ECPWME bit in AEGSR is rewritten to switch between selection and non-selection of IRQAEC, the following points should be observed.

When a pin function is switched by rewriting a port mode register that controls an external interrupt pin ($\overline{IRQ4}$, $\overline{IRQ3}$, $\overline{IRQ1}$, $\overline{IRQ0}$, or $\overline{WKP7}$ to $\overline{WKP0}$), the interrupt request flag is set to 1 at the time the pin function is switched, even if no valid interrupt is input at the pin. Be sure to clear the interrupt request flag to 0 after switching the pin function. When the value of the ECPWME bit in AEGSR that sets selection or non-selection of IRQAEC is rewritten, the interrupt request flag may be set to 1, even if a valid edge has not arrived on the selected IRQAEC or IECPWM (PWM output for the AEC). Therefore, be sure to clear the interrupt request flag to 0 after switching the pin function.

Table 3.4 shows the conditions under which interrupt request flags are set to 1 in this way.



Interrupt Flags Set		Conditions
IRR1	IRRI4	When the IRQ4 bit in PMR9 is changed from 0 to 1 while the $\overline{IRQ4}$ pin is low and the IEG4 bit in IEGR is 0.
		When the IRQ4 bit in PMR9 is changed from 1 to 0 while the IRQ4 pin is low and the IEG4 bit in IEGR is 1.
	IRRI3	When the IRQ3 bit in PMRB is changed from 0 to 1 while the $\overline{IRQ3}$ pin is low and the IEG3 bit in IEGR is 0.
		When the IRQ3 bit in PMRB is changed from 1 to 0 while the $\overline{IRQ3}$ pin is low and the IEG3 bit in IEGR is 1.
	IRREC2	When an edge as designated by the AIEGS1 and AIEGS0 bits in AEGSR is detected because the values of the IRQAEC pin and of IECPWM at switching are different (e.g., when the rising edge has been selected and the ECPWME bit in AEGSR is changed from 1 to 0 while the IRQAEC pin is low and IECPWM is 1).
	IRRI1	When the IRQ1 bit in PMRB is changed from 0 to 1 while the $\overline{IRQ1}$ pin is low and the IEG1 bit in IEGR is 0.
		When the IRQ1 bit in PMRB is changed from 1 to 0 while the $\overline{IRQ1}$ pin is low and the IEG1 bit in IEGR is 1.
	IRRI0	When the IRQ0 bit in PMRB is changed from 0 to 1 while the $\overline{IRQ0}$ pin is low and the IEG0 bit in IEGR is 0.
		When the IRQ0 bit in PMRB is changed from 1 to 0 while the $\overline{IRQ0}$ pin is low and the IEG0 bit in IEGR is 1.
IWPR	IWPF7	When the WKP7 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP7}}$ pin is low.
	IWPF6	When the WKP6 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP6}}$ pin is low.
	IWPF5	When the WKP5 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP5}}$ pin is low.
	IWPF4	When the WKP4 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP4}}$ pin is low.
	IWPF3	When the WKP3 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP3}}$ pin is low.
	IWPF2	When the WKP2 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP2}}$ pin is low.
	IWPF1	When the WKP1 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WKP1}}$ pin is low.
	IWPF0	When the WKP0 bit in PMR5 is changed from 0 to 1 while the $\overline{WKP0}$ pin is low.

Table 3.4 Conditions under which Interrupt Request Flag is Set to 1

Figure 3.5 shows the procedure for setting a bit in a port mode register and clearing the interrupt request flag. This procedure also applies to AEGSR setting.

When switching a pin function, mask the interrupt before setting the bit in the port mode register (or AEGSR). After accessing the port mode register (or AEGSR), execute at least one instruction (e.g., NOP), then clear the interrupt request flag from 1 to 0. If the instruction to clear the flag to 0 is executed immediately after the port mode register (or AEGSR) access without executing an instruction, the flag will not be cleared.

An alternative method is to avoid the setting of interrupt request flags when pin functions are switched by keeping the pins at the high level so that the conditions in table 3.3 are not satisfied. However, the procedure in figure 3.5 is recommended because IECPWM is an internal signal and determining its value is complicated.




Figure 3.5 Port Mode Register (or AEGSR) Setting and Interrupt Request Flag Clearing Procedure

RENESAS

3.5.3 Method for Clearing Interrupt Request Flags

Use the recommended method given below when clearing the flags in interrupt request registers (IRR1, IRR2, and IWPR).

(1) Recommended method

Use a single instruction to clear flags. The bit manipulation instruction and byte-size data transfer instruction can be used. Two examples of program code for clearing IRRI1 (bit 1 in IRR1) are given below.

BCLR #1, @IRR1:8

MOV.B R1L, @IRR1:8 (set the value of R1L to B'11111101)

(2) Example of a malfunction

When flags are cleared with multiple instructions, other flags might be cleared during execution of the instructions, even though they are currently set, and this will cause a malfunction.

Here is an example in which IRRI0 is cleared and disabled in the process of clearing IRRI1 (bit 1 in IRR1).

MOV.B @IRR1:8,R1L IRRIO = 0 at this time AND.B #B'11111101,R1L Here, IRRIO = 1 MOV.B R1L,@IRR1:8 IRRIO is cleared to 0

In the above example, it is assumed that an IRQ0 interrupt is generated while the AND.B instruction is executing.

The IRQ0 interrupt is disabled because, although the original objective is clearing IRRI1, IRRI0 is also cleared.



Section 4 Interrupt Controller

4.1 Features


This LSI controls interrupts by the interrupt controller. The interrupt controller has the following features.

• Mask levels settable with IPR

An interrupt priority register (IPR) is provided for setting interrupt mask levels. Three mask levels can be set for each module for all interrupts except NMI and address break.

- Interrupts can be enabled or disabled in three levels by the INTM1 and INTM0 bits in the interrupt mask register (INTM).
- Fourteen external interrupts

NMI is the highest-priority interrupt, and is accepted at all times. Rising or falling edge sensing can be selected for NMI. Rising or falling edge sensing can be selected for IRQ0, IRQ1, IRQ3, IRQ4, and WKP0 to WKP7. Rising, falling, or both edge sensing can be selected for IRQAEC.






Figure 4.1 Block Diagram of Interrupt Controller

Rev. 4.00 Aug 23, 2006 Page 71 of 594 REJ09B0093-0400

RENESAS

4.2 Input/Output Pins

Table 4.1 shows the pin configuration of the interrupt controller.

Table 4.1Pin Configuration

Name	I/O	Function
NMI	Input	Nonmaskable external interrupt pin Rising or falling edge can be selected
IRQAEC	Input	Maskable external interrupt pin Rising, falling, or both edges can be selected
IRQ4	Input	Maskable external interrupt pins
IRQ3	Input	Rising or falling edge can be selected
IRQ1	Input	
IRQ0	Input	
WKP7 to WKP0	Input	Maskable external interrupt pins Accepted at a rising or falling edge

4.3 **Register Descriptions**

The interrupt controller has the following registers.

- Interrupt edge select register (IEGR)
- Wakeup edge select register (WEGR)
- Interrupt enable register 1 (IENR1)
- Interrupt enable register 2 (IENR2)
- Interrupt request register 1 (IRR1)
- Interrupt request register 2 (IRR2)
- Wakeup interrupt request register (IWPR)
- Interrupt priority register A (IPRA)
- Interrupt priority register B (IPRB)
- Interrupt priority register C (IPRC)
- Interrupt priority register D (IPRD)
- Interrupt priority register E (IPRE)
- Interrupt mask register (INTM)

4.3.1 Interrupt Edge Select Register (IEGR)

IEGR selects the sense of an edge that generates interrupt requests of the \overline{NMI} , TMIF, \overline{ADTRG} , IRQ4, IRQ3, IRQ1, and IRQ0 pins.

	Initial		
Bit Name	Value	R/W	Descriptions
NMIEG	0	R/W	NMI Edge Select
			0: Detects a falling edge of the $\overline{\text{NMI}}$ pin input
			1: Detects a rising edge of the $\overline{\text{NMI}}$ pin input
TMIFEG	0	R/W	TMIF Edge Select
			0: Detects a falling edge of the TMIF pin input
			1: Detects a rising edge of the TMIF pin input
ADTRGNEG	0	R/W	ADTRG Edge Select
			0: Detects a falling edge of the ADTRG pin input
			1: Detects a rising edge of the ADTRG pin input
IEG4	0	R/W	IRQ4 Edge Select
			0: Detects a falling edge of the $\overline{IRQ4}$ pin input
			1: Detects a rising edge of the $\overline{IRQ4}$ pin input
IEG3	0	R/W	IRQ3 Edge Select
			0: Detects a falling edge of the $\overline{IRQ3}$ pin input
			1: Detects a rising edge of the $\overline{IRQ3}$ pin input
_		—	Reserved
IEG1	0	R/W	IRQ1 Edge Select
			0: Detects a falling edge of the $\overline{IRQ1}$ pin input
			1: Detects a rising edge of the IRQ1 pin input
IEG0	0	R/W	IRQ0 Edge Select
			0: Detects a falling edge of the $\overline{IRQ0}$ pin input
			1: Detects a rising edge of the IRQ0 pin input
	TMIFEG ADTRGNEG IEG4 IEG3 — IEG1	NMIEG 0 TMIFEG 0 ADTRGNEG 0 IEG4 0 IEG3 0 IEG1 0	NMIEG 0 R/W TMIFEG 0 R/W ADTRGNEG 0 R/W IEG4 0 R/W IEG3 0 R/W IEG1 0 R/W

RENESAS

4.3.2 Wakeup Edge Select Register (WEGR)

WEGR selects the sense of an edge that generates interrupt requests of the $\overline{WKP7}$ to $\overline{WKP0}$ pins.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	WKEGS7	0	R/W	WKP7 Edge Select
				0: Detects a falling edge of the $\overline{WKP7}$ pin input
				1: Detects a rising edge of the $\overline{WKP7}$ pin input
6	WKEGS6	0	R/W	WKP6 Edge Select
				0: Detects a falling edge of the $\overline{WKP6}$ pin input
				1: Detects a rising edge of the $\overline{\text{WKP6}}$ pin input
5	WKEGS5	0	R/W	WKP5 Edge Select
				0: Detects a falling edge of the $\overline{WKP5}$ pin input
				1: Detects a rising edge of the $\overline{\text{WKP5}}$ pin input
4	WKEGS4	0	R/W	WKP4 Edge Select
				0: Detects a falling edge of the $\overline{WKP4}$ pin input
				1: Detects a rising edge of the $\overline{\text{WKP4}}$ pin input
3	WKEGS3	0	R/W	WKP3 Edge Select
				0: Detects a falling edge of the $\overline{\text{WKP3}}$ pin input
				1: Detects a rising edge of the $\overline{\text{WKP3}}$ pin input
2	WKEGS2	0	R/W	WKP2 Edge Select
				0: Detects a falling edge of the $\overline{WKP2}$ pin input
				1: Detects a rising edge of the $\overline{\text{WKP2}}$ pin input
1	WKEGS1	0	R/W	WKP1 Edge Select
				0: Detects a falling edge of the $\overline{WKP1}$ pin input
				1: Detects a rising edge of the $\overline{\text{WKP1}}$ pin input
0	WKEGS0	0	R/W	WKP0 Edge Select
				0: Detects a falling edge of the $\overline{WKP0}$ pin input
				1: Detects a rising edge of the $\overline{\text{WKP0}}$ pin input

Interrupt Enable Register 1 (IENR1) 4.3.3

IENR1 enables the RTC, WKP7 to WKP0, IRQ0, IRQ1, IRQ3, IRQ4, and IRQAEC interrupts.

Bit	Bit Name	Initial Value	R/W	Description
7	IENRTC	0	R/W	RTC Interrupt Request Enable
				The RTC interrupt request is enabled when this bit is set to 1.
6		1	R/W	Reserved
				This bit is always read as 1.
5	IENWP	0	R/W	Wakeup Interrupt Request Enable
				The WKP7 to WKP0 interrupt requests are enabled when this bit is set to 1.
4	IEN4	0	R/W	IRQ4 Interrupt Request Enable
				The IRQ4 interrupt request is enabled when this bit is set to 1.
3	IEN3	0	R/W	IRQ3 Interrupt Request Enable
				The IRQ3 interrupt request is enabled when this bit is set to 1.
2	IENEC2	0	R/W	IRQAEC Interrupt Request Enable
				The IRQAEC interrupt request is enabled when this bit is set to 1.
1	IEN1	0	R/W	IRQ1 Interrupt Request Enable
				The IRQ1 interrupt request is enabled when this bit is set to 1.
0	IEN0	0	R/W	IRQ0 Interrupt Request Enable
				The IRQ0 interrupt request is enabled when this bit is set to 1.

4.3.4 Interrupt Enable Register 2 (IENR2)

IENR2 enables the direct transition, A/D converter, timer F, and asynchronous event counter interrupts.

Bit	Bit Name	Initial Value	R/W	Description
7	IENDT	0	R/W	Direct Transition Interrupt Request Enable
				The direct transition interrupt request is enabled when this bit is set to 1.
6	IENAD	0	R/W	A/D Converter Interrupt Request Enable
				The A/D converter interrupt request is enabled when this bit is set to 1.
5	_	0	R/W	Reserved
				This bit is read/write enable reserved bit.
4	_	1	R/W	Reserved
				This bit is always read as 1.
3	IENTFH	0	R/W	Timer FH Interrupt Request Enable
				The timer FH interrupt request is enabled when this bit is set to 1.
2	IENTFL	0	R/W	Timer FL Interrupt Request Enable
				The timer FL interrupt request is enabled when this bit is set to 1.
1	_	1	R/W	Reserved
				This bit is always read as 1.
0	IENEC	0	R/W	Asynchronous Event Counter Interrupt Request Enable
				The asynchronous event counter interrupt request is enabled when this bit is set to 1.

4.3.5 Interrupt Request Register 1 (IRR1)

IRR1 indicates the IRQ0, IRQ1, IRQ3, IRQ4, and IRQAEC interrupt request status.

Dir	DitNesse	Initial	DAM	Description
Bit	Bit Name	Value	R/W	Description
7 to 5		All 1	R/W	Reserved
				These bits are always read as 1.
4	IRRI4	0	R/(W)*	IRQ4 Interrupt Request Flag
				[Setting condition]
				When the IRQ4 pin is set as the interrupt input pin and the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
3	IRRI3	0	R/(W)*	IRQ3 Interrupt Request Flag
				[Setting condition]
				When the IRQ3 pin is set as the interrupt input pin and the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
2	IRREC2	0	R/(W)*	IRQAEC Interrupt Request Flag
				[Setting condition]
				When the IRQAEC pin is set as the interrupt input pin and the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
1	IRRI1	0	R/(W)*	IRQ1 Interrupt Request Flag
				[Setting condition]
				When the IRQ1 pin is set as the interrupt input pin and the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit

Bit	Bit Name	Initial Value	R/W	Description
0	IRRI0	0	R/(W)*	IRQ0 Interrupt Request Flag
				[Setting condition]
				When the IRQ0 pin is set as the interrupt input pin and the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit

Note: * Only a write of 0 for flag clearing is possible.


4.3.6 Interrupt Request Register 2 (IRR2)

IRR2 indicates the interrupt request status of the direct transition, A/D converter, timer F, and asynchronous event counter.

Bit	Bit Name	Initial Value	R/W	Description
7	IRRDT	0	R/(W)*	Direct Transition Interrupt Request Flag
				[Setting condition]
				When the SLEEP instruction is executed and direct transition is made while the DTON bit in SYSCR2 is set to 1
				[Clearing condition]
				When 0 is written to this bit
6	IRRAD	0	R/(W)*	A/D Converter Interrupt Request Flag
				[Setting condition]
				When A/D conversion ends
				[Clearing condition]
				When 0 is written to this bit
5	_	0	R	Reserved
				This bit is always read as 0.
4	_	1	R/W	Reserved
				This bit is always read as 1.

Bit	Bit Name	Initial Value	R/W	Description			
			-	Description			
3	IRRTFH	0	R/(W)*	Timer FH Interrupt Request Flag			
				[Setting condition]			
				When the timer FH compare match or overflow occurs			
				[Clearing condition]			
				When 0 is written to this bit			
2	IRRTFL	0	R/(W)*	Timer FL Interrupt Request Flag			
				[Setting condition]			
				When the timer FL compare match or overflow occurs			
				[Clearing condition]			
				When 0 is written to this bit			
1	_	1	R/W	Reserved			
				This bit is always read as 1.			
0	IRREC	0	R/(W)*	Asynchronous Event Counter Interrupt Request Flag			
				[Setting condition]			
				When the asynchronous event counter overflows			
				[Clearing condition]			
				When 0 is written to this bit			
Noto	Note: * Only a write of 0 for flag clearing is passible						

Note: * Only a write of 0 for flag clearing is possible.



4.3.7 Wakeup Interrupt Request Register (IWPR)

IWPR has the $\overline{WKP7}$ to $\overline{WKP0}$ interrupt request status flags.

Bit	Bit Name	Value	R/W	Description
7	IWPF7	0	R/W	WKP7 Interrupt Request Flag
				[Setting condition]
				When the $\overline{\text{WKP7}}$ pin is set as the interrupt input pin and the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
6	IWPF6	0	R/W	WKP6 Interrupt Request Flag
				[Setting condition]
				When the $\overline{WKP6}$ pin is set as the interrupt input pin and the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
5	IWPF5	0	R/W	WKP5 Interrupt Request Flag
				[Setting condition]
				When the $\overline{\text{WKP5}}$ pin is set as the interrupt input pin and the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
4	IWPF4	0	R/W	WKP4 Interrupt Request Flag
				[Setting condition]
				When the $\overline{\text{WKP4}}$ pin is set as the interrupt input pin and the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
3	IWPF3	0	R/W	WKP3 Interrupt Request Flag
				[Setting condition]
				When the $\overline{\text{WKP3}}$ pin is set as the interrupt input pin and the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit

		Initial		
Bit	Bit Name	Value	R/W	Description
2	IWPF2	0	R/W	WKP2 Interrupt Request Flag
				[Setting condition]
				When the $\overline{\text{WKP2}}$ pin is set as the interrupt input pin and the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
1	IWPF1	0	R/W	WKP1 Interrupt Request Flag
				[Setting condition]
				When the $\overline{WKP1}$ pin is set as the interrupt input pin and the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
0	IWPF0	0	R/W	WKP0 Interrupt Request Flag
				[Setting condition]
				When the $\overline{\text{WKP0}}$ pin is set as the interrupt input pin and the specified edge is detected
				[Clearing condition]
_				When 0 is written to this bit

4.3.8 Interrupt Priority Registers A to E (IPRA to IPRE)

IPR sets mask levels (levels 2 to 0) for interrupts other than NMI and address break. The correspondence between interrupt sources and IPR settings is shown in table 4.2.

Setting a value in the range from H'0 to H'3 in the 2-bit groups of bits 7 and 6, 5 and 4, 3 and 2, and 1 and 0 sets the mask level of the corresponding interrupt. Bits 3 to 0 in IPRE are reserved.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	IPRn7	0	R/W	Set the mask level of the corresponding interrupt
6	IPRn6	0	R/W	source.
				00: Mask level 0 (Lowest)
				01: Mask level 1
				1*: Mask level 2 (Highest)
5	IPRn5	0	R/W	Set the mask level of the corresponding interrupt
4	IPRn4	0	R/W	source.
				00: Mask level 0 (Lowest)
				01: Mask level 1
				1*: Mask level 2 (Highest)
3	IPRn3	0	R/W	Set the mask level of the corresponding interrupt
2	IPRn2	0	R/W	source.
				00: Mask level 0 (Lowest)
				01: Mask level 1
				1*: Mask level 2 (Highest)
1	IPRn1	0	R/W	Set the mask level of the corresponding interrupt
0	IPRn0	0	R/W	source.
				00: Mask level 0 (Lowest)
				01: Mask level 1
				1*: Mask level 2 (Highest)
[Legend]	*: Don't ca	are.		

[Legend] *: Don't care.

n = A to E

4.3.9 Interrupt Mask Register (INTM)

INTM is an 8-bit readable/writable register that controls 3-level interrupt masking depending on the combination of the INTM0 and INTM1 bits.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 2	_	All 1	R/W	Reserved
				These bits are always read as 1.
1	INTM1	0	R/W	Set the interrupt mask level.
0	INTM0	0	R/W	1*: Mask an interrupt with mask level 1 or less
				01: Mask an interrupt with mask level 0
				00: Accept all interrupts

[Legend] *: Don't care.

4.4 Interrupt Sources

4.4.1 External Interrupts

There are 14 external interrupts: NMI, WKP7 to WKP0, IRQ4, IRQ3, IRQAEC, IRQ1, and IRQ0.

(1) NMI Interrupt

NMI is the highest-priority interrupt, and is always accepted by the CPU regardless of the state of the I bit in CCR. The NMIEG bit in IEGR can be used to select whether an interrupt is requested at a rising edge or a falling edge on the NMI pin.

(2) WKP7 to WKP0 Interrupts

WKP7 to WKP0 interrupts are requested by the rising or falling edge input signals at the $\overline{WKP7}$ to $\overline{WKP0}$ pins.

When the rising or falling edge is input while the $\overline{WKP7}$ to $\overline{WKP0}$ pin functions are selected by PMR5, the corresponding bit in IWPR is set to 1 and an interrupt request is generated.

Clearing the IENWP bit in IENR1 to 0 disables the wakeup interrupt request to be accepted. Setting the I bit in CCR to 1 masks all interrupts.

RENESAS

When exception handling for the WKP7 to WKP0 interrupts is accepted, the I bit in CCR is set to 1. The interrupt mask level can be set by IPR.

(3) IRQ4, IRQ3, IRQ1, and IRQ0 Interrupts

IRQ4, IRQ3, IRQ1, and IRQ0 interrupts are requested by input signals at $\overline{IRQ4}$, $\overline{IRQ3}$, $\overline{IRQ1}$, and $\overline{IRQ0}$ pins.

Using the IEG4, IEG3, IEG1, and IEG0 bits in IEGR, it is possible to select whether an interrupt is generated by a rising or falling edge at $\overline{IRQ4}$, $\overline{IRQ3}$, $\overline{IRQ1}$, and $\overline{IRQ0}$ pins.

When the specified edge is input while the $\overline{IRQ4}$, $\overline{IRQ3}$, $\overline{IRQ1}$, and $\overline{IRQ0}$ pin functions are selected by PMRB and PMR9, the corresponding bit in IRR1 is set to 1 and an interrupt request is generated.

Clearing the IEN4, IEN3, IEN1, and IEN0 bits in IENR1 to 0 disables the interrupt request to be accepted. Setting the I bit in CCR to 1 masks all interrupts.

The interrupt mask level can be set by IPR.

(4) IRQAEC Interrupts

An IRQAEC interrupt is requested by an input signal at the IRQAEC pin or IECPWM (PWM output for the AEC). When the IRQAEC pin is used as an external interrupt pin, clear the ECPWME bit in AEGSR to 0.

Using the AIEGS1 and AIEGS0 bits in AEGSR, it is possible to select whether an interrupt is generated by a rising edge, falling edge, or both edges.

When the IENEC2 bit in IENR1 is set to 1 and the specified edge is input, the corresponding bit in IRR1 is set to 1 and an interrupt request is generated.

When exception handling for the IRQAEC interrupt is accepted, the I bit in CCR is set to 1.

The interrupt mask level can be set by IPR.



4.4.2 Internal Interrupts

Internal interrupts generated from the on-chip peripheral modules have the following features:

- For each on-chip peripheral module, there are flags that indicate the interrupt request status, and enable bits that select enabling or disabling of these interrupts. Internal interrupts can be controlled independently. If an enable bit is set to 1, an interrupt request is sent to the interrupt controller.
- The interrupt mask level can be set by IPR.

4.5 Interrupt Exception Handling Vector Table

Table 4.2 shows interrupt exception handling sources, vector addresses, and interrupt priorities. The lower the vector number, the higher the priority. The priority within a module is fixed. Mask levels for interrupts other than NMI and address break can be modified by IPR.



Origin of Interrupt Source	Name	Vector Number	Vector Address	IPR	Priority
Reset	RES, Watchdog Timer	0	H'0000	_	High
NMI	NMI	3	H'0006	_	≜
Address break	Break conditions satisfied	5	H'000A	_	
External pins	IRQ0	6	H'000C	IPRA7, IPRA6	_
	IRQ1	7	H'000E	IPRA5, IPRA4	_
	IRQAEC	8	H'0010	IPRA3, IPRA2	_
	IRQ3	9	H'0012	IPRA1, IPRA0	_
	IRQ4	10	H'0014	_	
	WKP0	11	H'0016	IPRB7, IPRB6	_
	WKP1	12	H'0018	_	
	WKP2	13	H'001A	_	
	WKP3	14	H'001C	_	
	WKP4	15	H'001E	_	
	WKP5	16	H'0020	_	
	WKP6	17	H'0022	_	
	WKP7	18	H'0024	_	
RTC	0.25-second overflow	19	H'0026	IPRB5, IPRB4	_
	0.5-second overflow	20	H'0028	_	
	Second periodic overflow	21	H'002A	_	
	Minute periodic overflow	22	H'002C	_	
	Hour periodic overflow	23	H'002E	_	
	Day-of-week periodic overflow	24	H'0030	_	
	Week periodic overflow	25	H'0032	_	↓
	Free-running overflow	26	H'0034	_	Low

Table 4.2 Interrupt Sources, Vector Addresses, and Interrupt Priorities

Origin of Interrupt Source	Name	Vector Number	Vector Address	IPR	Priority
WDT	WDT overflow (interval timer)	27	H'0036	IPRB3, IPRB2	High
AEC	AEC overflow	28	H'0038	IPRB1, IPRB0	_
TPU_1	TG1A (TG1A input capture/compare match)	29	H'003A	IPRC7, IPRC6	_
	TG1B (TG1B input capture/compare match)	30	H'003C	_	
	TCI1V (overflow 1)	31	H'003E		
TPU_2	TG2A (TG2A input capture/compare match)	32	H'0040	IPRC5, IPRC4	_
	TG2B (TG2B input capture/compare match)	33	H'0042	_	
	TCI2V (overflow 2)	34	H'0044	_	
Timer F	Timer FL compare match Timer FL overflow	35	H'0046	IPRC3, IPRC2	_
	Timer FH compare match Timer FH overflow	36	H'0048	_	
SCI4*	Receive data full/transmit data empty Transmit end/receive error	37	H'004A	IPRC1, IPRC0	_
SCI3_1	Transmit completion/transmit data empty Receive data full/overrun error Framing error/parity error	38	H'004C	IPRD7, IPRD6	_
SCI3_2	Transmit completion/transmit data empty Receive data full/overrun error Framing error/parity error	39	H'004E	IPRD5, IPRD4	_
IIC	Transmit data empty/transmit end Receive data full/overrun error NACK detection Arbitration/overrun error	40	H'0050	IPRD3, IPRD2	
10-bit A/D	A/D conversion end	42	H'0054	IPRE7, IPRE6	_ ⊥
(SLEEP instruction execution)	Direct transition	43	H'0056	IPRE5, IPRE4	— ▼ Low

Note: * Supported only by the F-ZTAT version.

4.6 **Operation**

NMI and address break interrupts are accepted at all times except in the reset state. In the case of IRQ interrupts, WKP interrupts, and on-chip peripheral module interrupts, an enable bit is provided for each interrupt. Clearing an enable bit to 0 disables the corresponding interrupt request. Interrupt sources for which the enable bits are set to 1 are controlled by the interrupt controller.

Table 4.3 shows the interrupt control states. Figure 4.2 shows a flowchart of the interrupt acceptance operation.

Four-level interrupt masking is controlled according to the combination of the I bit in CCR and the INTM1 and INTM0 bits in INTM.

Table 4.3Interrupt Control States

CCR	CCR INTM		
I	INTM1	INTM0	States
1	*	*	All interrupts other than NMI and address break are masked.
0	1	*	Interrupts with mask level 1 or less are masked.
	0	1	Interrupts with mask level 0 are masked.
	0	0	All interrupts are accepted.

[Legend]*: Don't care.

- 1. If an interrupt source whose enable bit is set to 1 occurs, an interrupt request is sent to the interrupt controller.
- 2. The following control operations are performed by referencing the INTM1 and INTM0 bits in INTM and the I bit in CCR.
 - When the I bit is set to 1, the interrupt request is held pending.
 - When the I bit is cleared to 0 and the INTM1 bit is set to 1, interrupts with mask level 1 or below are held pending.
 - When the I bit is cleared to 0, the INTM1 bit is cleared to 0, and the INTM0 bit is set to 1, interrupt requests with mask level 0 are held pending.
 - When the I bit, INTM1 bit, and INTM0 bit are all cleared to 0, all interrupt requests are accepted.
- 3. If contention occurs between interrupts that are not held pending by the INTM1 and INTM0 bits in the INTM register and the I bit in CCR, the interrupt with the highest priority as shown in table 4.2 is selected, regardless of the IPR setting.

- 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.
- 5. PC and CCR are saved to the stack area by interrupt exception handling.
- 6. Next, the I bit in CCR is set to 1. This masks all interrupts except NMI and address break.
- 7. The CPU generates a vector address for the accepted interrupt and starts interrupt handling by reading the interrupt routine start address in the vector table.




Figure 4.2 Flowchart of Procedure Up to Interrupt Acceptance

4.6.1 Interrupt Exception Handling Sequence

Figure 4.3 shows the interrupt exception handling sequence. The example shown is for the case where the program area and stack area are in external memory with 16-bit and 2-state access space.






Figure 4.3 Interrupt Exception Handling Sequence

Section 4 Interrupt Controller

Renesas

4.6.2 Interrupt Response Times

Table 4.4 shows interrupt response times – the interval between generation of an interrupt request and execution of the first instruction in the interrupt handling routine.

 Table 4.4
 Interrupt Response Times (States)

No.	Execution Status	Number of States
1	Interrupt mask level determination	1 or 2*1
2	Maximum number of wait states until executing instruction ends	1 to 23
3	PC, CCR stack	4
4	Vector fetch	4
5	Instruction fetch* ²	4
6	Internal processing*3	4
	Total	19 to 41

Notes: 1. One state for internal interrupts and two states for external interrupts.

2. Prefetch after interrupt acceptance and interrupt handling routine prefetch.

3. Internal processing after interrupt acceptance and internal processing after vector fetch.



4.7 Usage Notes

4.7.1 Contention between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupts, the disabling becomes effective after execution of the instruction. When an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, and if an interrupt is generated during execution of the instruction, the interrupt concerned will still be enabled on completion of the instruction, and so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request with higher priority than that interrupt, interrupt exception handling will be executed for the higher-priority interrupt, and the lower-priority interrupt will be ignored. The same also applies when an interrupt source flag is cleared to 0.

Figure 4.4 shows an example in which the TGIEA bit in TIER of the 16-bit timer pulse unit (TPU) is cleared to 0.




Figure 4.4 Contention between Interrupt Generation and Disabling

The above contention will not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked.

RENESAS

4.7.2 Instructions that Disable Interrupts

The instructions that disable interrupts are LDC, ANDC, ORC, and XORC.

When an interrupt request is generated, an interrupt request is sent to the CPU after the interrupt controller has determined the mask level. At that time, if the CPU is executing an instruction that disables interrupts, the CPU always executes the next instruction after the instruction execution is completed.

4.7.3 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during transfer is not accepted until the transfer is completed.

With the EEPMOV.W instruction, even if an interrupt request other than the NMI is issued during transfer, the interrupt is not accepted until the transfer is completed. If the NMI interrupt request is issued, NMI exception handling starts at a break in the transfer cycle. The PC value saved on the stack in this case is the address of the next instruction.

Therefore, if an NMI interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W MOV.W R4,R4 BNE L1

4.7.4 IENR Clearing

When an interrupt request is disabled by clearing the interrupt enable register or when the interrupt request register is cleared, the interrupt request should be masked (I bit = 1). If the above operation is executed while the I bit is 0 and contention between the instruction execution and the interrupt request generation occurs, exception handling, which corresponds to the interrupt request generated after instruction execution of the above operation is completed, is executed.



Section 5 Clock Pulse Generators

The clock pulse generator is provided on-chip, including both a system clock pulse generator and a subclock pulse generator. The system clock pulse generator consists of a system clock oscillator, system clock divider, and on-chip oscillator (available only for the masked ROM version). The subclock pulse generator consists of a subclock oscillator and subclock divider. Figure 5.1 (1) shows a block diagram of the clock pulse generators for the flash memory version and figure 5.1 (2) shows that for the masked ROM version.




Figure 5.1 Block Diagram of Clock Pulse Generators (Flash Memory Version) (1)

RENESAS




Figure 5.1 Block Diagram of Clock Pulse Generators (Masked ROM Version) (2)

The basic clock signals that drive the CPU and on-chip peripheral modules are ϕ and ϕ_{sub} . The system clock is divided by prescaler S to become a clock signal from $\phi/8192$ to $\phi/2$. Both the system clock and subclock signals are provided to the on-chip peripheral modules.

Since the on-chip oscillator is available for the masked ROM version, the reference clock can be selected to be output from the on-chip oscillator or system clock oscillator by the input level of the IRQAEC pin.



5.1 Register Description

- SUB32k control register (SUB32CR)
- Oscillator Control Register (OSCCR)

5.1.1 SUB32k Control Register (SUB32CR)

SUB32CR controls whether the subclock oscillator operates or stops.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	32KSTOP	0	R/W	Subclock Oscillator Operation Control
				0: Subclock oscillator operates
				1: Subclock oscillator stops
6	_	0	R/W	Reserved
				This bit is readable/writable.
5 to 0	_	All 0	—	Reserved
_				These bits cannot be modified.



5.1.2 Oscillator Control Register (OSCCR)

OSCCR contains a flag indicating the selection status of the system clock oscillator and on-chip oscillator, indications the input level of the IRQAEC pin during resets, and controls whether the on-chip oscillator operates or not.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 3		All 0	R/W	Reserved
				These bits are readable/writable enable reserves bits.
2	IRQAECF	_	R	IRQAEC flag
				This bit indicates the IRQAEC pin input level set during resets.
				0: IRQAEC pin set to GND during resets
				1: IRQAEC pin set to Vcc during resets
1	OSCF	_	R	OSC flag
				This bit indicates the oscillator operating with the system clock pulse generator.
				 O: System clock oscillator operating (on-chip oscillator stopped)
				1: On-chip oscillator operating (system clock oscillator stopped)
0	—	0	R/W	Reserved
				Never write 1 to this bit, as it can cause the LSI to malfunction.



5.2 System Clock Generator

Clock pulses can be supplied to the system clock divider either by connecting a crystal or ceramic resonator, or by providing external clock input.

5.2.1 Connecting Crystal Resonator

Figure 5.2 shows a typical method of connecting a crystal resonator. An AT-cut parallel-resonance crystal resonator should be used. For details, refer to section 24, Electrical Characteristics.






Figure 5.2 Typical Connection to Crystal Resonator



5.2.2 Connecting Ceramic Resonator

Figure 5.3 shows a typical method of connecting a ceramic resonator.





5.2.3 External Clock Input Method

Connect an external clock signal to pin OSC1, and leave pin OSC2 open. Figure 5.4 shows a typical connection. The duty cycle of the external clock signal must be 45 to 55%.




Figure 5.4 Example of External Clock Input

5.2.4 On-Chip Oscillator Selection Method (Supported only by the Masked ROM Version)

The on-chip oscillator is selected by the input level of the IRQAEC pin during a reset. The selection method of the system clock oscillator and the on-chip oscillator is listed in table 5.1. The input level of the IRQAEC pin during a reset* should be fixed either to Vcc or GND, depending on the oscillator type to be selected. The setting takes effect when the rest is cleared. When the on-chip oscillator is selected, to connect a resonator to OSC1 or OSC2 is not necessary. In this case, the OSC1 pin should be fixed to Vcc or GND.

Renesas

Note: * This reset represents an external reset or power-on reset, but not a reset by the watchdog timer.

IRQAEC Input Level (during a reset)	0	1
System clock oscillator	Enabled	Disabled
On-chip oscillator	Disabled	Enabled

Table 5.1 Selection Method for System Clock Oscillator and On-Chip Oscillator

5.3 Subclock Generator

5.3.1 Connecting 32.768-kHz/38.4-kHz Crystal Resonator

Clock pulses can be supplied to the subclock generator by connecting a 32.768-kHz or 38.4-kHz crystal resonator, as shown in figure 5.5. Notes described in section 5.5.2, Notes on Board Design also apply to this connection.

The 32KSTOP bit in the SUB32CR register can stop the subclock oscillator with the subclock oscillator program. To stop the subclock oscillator, set the SUB32CR register in active mode. When restoring from the subclock stopped condition, use the subclock after the oscillation stabilization time has elapsed, as the same as for the power supply.




Figure 5.5 Typical Connection to 32.768-kHz/38.4-kHz Crystal Resonator

Figure 5.6 shows the equivalent circuit of the crystal resonator.






Figure 5.6 Equivalent Circuit of 32.768-kHz/38.4-kHz Crystal Resonator

Notes on Use of Subclock Generator Circuit

The drive capacity of the subclock generator circuit is limited in order to reduce current consumption when operating in the subclock mode. As a result, there may not be sufficient additional margin to accommodate some resonators. Be sure to select a resonator with an equivalent series resistance (R_s) corresponding to that shown in figure 5.6.

5.3.2 Pin Connection when not Using Subclock

When the subclock is not used, connect the X_1 pin to GND and leave the X_2 pin open, as shown in figure 5.7.




Figure 5.7 Pin Connection when not Using Subclock



5.3.3 External Clock Input Method

Connect the external clock to the X_1 pin and leave the X_2 pin open, as shown in figure 5.8.




Figure 5.8 Pin Connection when Inputting External Clock

Frequency	Subclock (фw)
Duty	45% to 55%

5.4 Prescalers

This LSI is equipped with an on-chip prescaler (prescaler S).

Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. Its prescaled outputs provide internal clock signals for on-chip peripheral modules.

5.4.1 Prescaler S

Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. A divided output is used as an internal clock of an on-chip peripheral module. Prescaler S is initialized to H'0000 at a reset, and starts counting up on exit from the reset state. In standby mode, watch mode, subactive mode, and subsleep mode, the system clock pulse generator stops. Prescaler S also stops and is initialized to H'0000. The CPU cannot read from or write to prescaler S.

The output from prescaler S is shared by the on-chip peripheral modules. In active (medium-speed) mode and sleep (medium-speed) mode, the clock input to prescaler S is determined by the division ratio designated by the MA1 and MA0 bits in SYSCR2.



5.5 Usage Notes

5.5.1 Note on Resonators

Resonator characteristics are closely related to board design and should be carefully evaluated by the user in the masked ROM version and flash memory version, referring to the examples shown in this section. Resonator circuit constants will differ depending on a resonator, stray capacitance in its mounting circuit, and other factors. Suitable constants should be determined in consultation with the resonator manufacturer. Design the circuit so that the oscillator pin is never applied voltages exceeding its maximum rating. Figure 5.9 shows an example of crystal and ceramic resonator arrangement.




Figure 5.9 Example of Crystal and Ceramic Resonator Arrangement



Figure 5.10 (1) shows an example measuring circuit with the negative resistance recommended by the resonator manufacturer. Note that if the negative resistance of the circuit is less than that recommended by the resonator manufacturer, it may be difficult to start the main oscillator.

If it is determined that oscillation does not occur because the negative resistance is lower than the level recommended by the resonator manufacturer, the circuit must be modified as shown in figure 5.10 (2) through (4). Which of the modification suggestions to use and the capacitor capacitance should be decided based upon evaluation results such as the negative resistance and the frequency deviation.




Figure 5.10 Negative Resistance Measurement and Circuit Modification Suggestions

5.5.2 Notes on Board Design

When using a crystal resonator (ceramic resonator), place the resonator and its load capacitors as close as possible to the OSC1 and OSC2 pins. Other signal lines should be routed away from the resonator circuit to prevent induction from interfering with correct oscillation (see figure 5.11).




Figure 5.11 Example of Incorrect Board Design

Note: When a crystal resonator or ceramic resonator is connected, consult with the crystal resonator and ceramic resonator manufacturers to determine the circuit constants because the constants differ according to the resonator, stray capacitance of the mounting circuit, and so on.

5.5.3 Definition of Oscillation Stabilization Wait Time

Figure 5.12 shows the oscillation waveform (OSC2), system clock (ϕ), and microcomputer operating mode when a transition is made from standby mode, watch mode, or subactive mode, to active (high-speed/medium-speed) mode, with an resonator connected to the system clock oscillator.

As shown in figure 5.12, when a transition is made from a mode in which the system clock oscillator is halted to active (high-speed/medium-speed) mode, the sum of the following two times (oscillation start time and wait time) is required.

(1) Oscillation Start Time

The time from the point at which the system clock oscillator oscillation waveform starts to change when an interrupt is generated, until generation of the system clock starts.

(2) Wait Time

The time required for the CPU and peripheral functions to begin operating after generation of the oscillation waveform frequency and system clock have started, the oscillation amplitude has increased, and the oscillation frequency has stabilized.




Figure 5.12 Oscillation Stabilization Wait Time

The required the oscillation stabilization time is the same as the "oscillation stabilization time t_{RC} " at power-on specified in the AC characteristics. Set STS2 to STS0 in SYSCR1 so that the duration is equal to or greater than t_{RC} .

If a resonator is connected to the system clock oscillator, it is important to carefully evaluate the characteristics of the actual circuitry mounted on the board when a transition is made from standby mode, watch mode, or subactive mode to active (high-speed/medium-speed) mode. Set a wait time that will allow sufficient increase in the oscillation amplitude of OSC1 and OSC2. The oscillation start time will differ depending on the mounted circuitry constants and stray capacitance. Therefore, consult with the manufacturer of the resonator when setting the oscillation stabilization wait time.

5.5.4 Note on Subclock Stop State

To stop the subclock, a state transition should not be made except to mode in which the system clock operates. If the state transition is made to other mode, it may result in incorrect operation.

5.5.5 Note on Using Resonator

When a microcomputer operates, the internal power supply potential fluctuates slightly in synchronization with the system clock. Depending on the individual resonator characteristics, the oscillation waveform amplitude may not be sufficiently large immediately after the oscillation stabilization wait time, making the oscillation waveform susceptible to influence by fluctuations in the power supply potential. In this state, the oscillation waveform may be disrupted, leading to an unstable system clock and incorrect operation of the microcomputer.

If incorrect operation occurs, change the setting of the standby timer select bits 2 to 0 (STS2 to STS0) (bits 6 to 4 in the system control register 1 (SYSCR1)) to give a longer wait time.

For example, if incorrect operation occurs with a wait time setting of 1,024 states, check the operation with a wait time setting of 2,048 states or more.

If the same kind of incorrect operation occurs after a reset as after a state transition, hold the $\overline{\text{RES}}$ pin low for a longer period.

5.5.6 Note on Using Power-On Reset Circuit

The LSI's internal power-on reset circuit can be adjusted by connecting an external capacitor to the $\overline{\text{RES}}$ pin. Adjust the capacitance of the external capacitor to ensure sufficient oscillation stabilization time before reset clearing. For details, see section 21, Power-On Reset Circuit.



Section 6 Power-Down Modes

This LSI has eight modes of operation after a reset. These include a normal active (high-speed) mode and seven power-down modes, in which power consumption is significantly reduced. The module standby function reduces power consumption by selectively halting on-chip module functions.

• Active (medium-speed) mode

The CPU and all on-chip peripheral modules are operable on the system clock. The system clock frequency can be selected from $\phi osc/8$, $\phi osc/16$, $\phi osc/32$, and $\phi osc/64$.

• Subactive mode

The CPU and all on-chip peripheral modules are operable on the subclock. The subclock frequency can be selected from $\phi w/2$, $\phi w/4$, and $\phi w/8$.

• Sleep (high-speed) mode

The CPU halts. On-chip peripheral modules are operable on the system clock.

• Sleep (medium-speed) mode

The CPU halts. On-chip peripheral modules are operable on the system clock. The system clock frequency can be selected from $\phi osc/8$, $\phi osc/16$, $\phi osc/32$, and $\phi osc/64$.

• Subsleep mode

The CPU halts. The on-chip peripheral modules are operable on the subclock. The subclock frequency can be selected from $\phi w/2$, $\phi w/4$, and $\phi w/8$.

• Watch mode

The CPU halts. The on-chip peripheral modules are operable on the subclock.

• Standby mode

The CPU and all on-chip peripheral modules halt.

• Module standby function

Independent of the above modes, power consumption can be reduced by halting on-chip peripheral modules that are not used in module units.

Note: In this manual, active (high-speed) mode and active (medium-speed) mode are collectively called active mode.



6.1 **Register Descriptions**

The registers related to power-down modes are as follows.

- System control register 1 (SYSCR1)
- System control register 2 (SYSCR2)
- Clock halt registers 1 and 2 (CKSTPR1 and CKSTPR2)

6.1.1 System Control Register 1 (SYSCR1)

SYSCR1 controls the power-down modes, as well as SYSCR2.

Bit	Bit Name	Initial Value	R/W	Description
7	SSBY	0	R/W	Software Standby
				Selects the mode to transit after the execution of the SLEEP instruction.
				0: A transition is made to sleep mode or subsleep mode.
				1: A transition is made to standby mode or watch mode.
				For details, see table 6.2.
6	STS2	0	R/W	Standby Timer Select 2 to 0
5	STS1	0	R/W	Designate the time the CPU and peripheral modules
4	STS0	0	R/W	wait for stable clock operation after exiting from standby mode, subactive mode, subsleep mode, or watch mode to active mode or sleep mode due to an interrupt. The designation should be made according to the operating frequency so that the waiting time is at least equal to the oscillation stabilization time. The relationship between the specified value and the number of wait states is shown in table 6.1.
				When an external clock is to be used, the minimum value (STS2 = 1, STS1 = 0, STS0 = 1) is recommended. If the internal oscillator is used, the settings CTCS2 = 0, STS = 1, and STS0 = 0 are recommended. If the setting other than the recommended value is made, operation may start before the end of the waiting time.

Bit	Bit Name	Initial Value	R/W	Description	
3	LSON	0	R/W	Selects the system clock (ϕ) or subclock (ϕ_{sub}) as the CPU operating clock when watch mode is cleared.	
				0: The CPU operates on the system clock (ϕ)	
				1: The CPU operates on the subclock $(\phi_{\scriptscriptstyle SUB})$	
2	TMA3	0	R/W	Selects the mode to which the transition is made after the SLEEP instruction is executed with bits SSBY and LSON in SYSCR1 and bits DTON and MSON in SYSCR2. For details, see table 6.2.	
1	MA1	1	R/W	Active Mode Clock Select 1 and 0	
0	MAO	1	R/W	Select the operating clock frequency in active (medium- speed) mode and sleep (medium-speed) mode. The MA1 and MA0 bits should be written to in active (high- speed) mode or subactive mode.	
				00:	
				01:	
				10:	
_				11:	

Table 6.1 Operating Frequency and Waiting Time

	Bit				Operating Freq	uency
STS2	STS1	STS0	Waiting Time	2 MHz	4.19 MHz	10 MHz
0	0	0	8,192 states	4.1	1.953	0.819
		1	16,384 states	8.2	3.907	1.638
	1	0	1,024 states	0.512	0.244	0.1024
		1	2,048 states	1.024	0.488	0.2048
1	0	0	4,096 states	2.048	0.977	0.4096
		1	2 states (external clock input)	0.001	0.0005	0.0002
	1	0	8 states	0.004	0.0019	0.0008
		1	16 states	0.008	0.0038	0.0016

Note: Time unit is ms.

When an external clock is input, bits STS2 to STS0 should be set as external clock input mode before mode transition is executed. When an external clock is not used, these bits should not be set as external clock input mode.

6.1.2 System Control Register 2 (SYSCR2)

SYSCR2 controls the power-down modes, as well as SYSCR1.

7 to 5 — All 1 — Reserved 4 NESEL 1 R/W Noise Elimination Sampling Frequency Select 4 NESEL 1 R/W Noise Elimination Sampling Frequency Select 4 NESEL 1 R/W Noise Elimination Sampling Frequency Select 4 NESEL 1 R/W Noise Elimination Sampling Frequency Select 4 NESEL 1 R/W Noise Elimination Sampling Frequency Select 4 NESEL 1 R/W Noise Elimination Sampling Frequency Select 4 NESEL 1 R/W Noise Elimination Sampling Frequency Select 5 0 10 MHz, clear this bit to 0. Set it to 1 if the internal oscillator is used. 0: Sampling rate is $\phi_{osc}/16$. 1 Sampling rate is $\phi_{osc}/4$. 1 Selects the mode to which the transition is made after the SLEEP instruction is executed with bits SSBY, TMA3, and LSON in SYSCR1 and bit MSON in SYSCR2. For details, see table 6.2. 2 MSON 0 R/W Medium Speed on Flag After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode 1: Operation in active (medium-speed) mode 1	Bit	Bit Name	Initial Value	R/W	Description
4 NESEL 1 R/W Noise Elimination Sampling Frequency Select The subclock pulse generator generates the watch clock signal (φ _w) and the system clock pulse generator generates the oscillator clock (φ _{osc}). This bit selects the sampling frequency of φ _{osc} when φ _w is sampled. When φ _{osc} = 2 to 10 MHz, clear this bit to 0. Set it to 1 if the internal oscillator is used. 3 DTON 0 R/W Direct Transfer on Flag Selects the mode to which the transition is made after the SLEP instruction is executed with bits SSBY, TIMA3, and LSON in SYSCR1 and bit MSON in SYSCR2. For details, see table 6.2. 2 MSON 0 R/W Medium Speed on Flag After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode 0: Operation in active (medium-speed) mode 1 SA1 0 R/W Subactive Mode Clock Select 1 and 0 0 SA0 0 R/W Select the operating clock frequency in subactive and subsleep modes. The values of SA1 and SA0 do not change if they are written to in subactive mode.	7 to 5		All 1		Reserved
The subclock pulse generates the watch clock signal (\$\u03c6, \$\u03c6, \$\u0, \$\u03c6, \$\u0, \$\u03c6, \$\u0, \$\u					These bits are always read as 1 and cannot be modified.
signal (\$\u03c6,w\$) and the system clock pulse generator generates the oscillator clock (\$\u03c6,c_c\$)\$. This bit selects the sampling frequency of \$\u03c6_{osc}\$ when \$\u03c6,w\$ is sampled. When \$\u03c6_{osc}\$ = 2 to 10 MHz, clear this bit to 0. Set it to 1 if the internal oscillator is used. 0: Sampling rate is \$\u03c6_{osc}\$/16. 1: Sampling rate is \$\u03c6_{osc}\$/4. 3 DTON 0 R/W Direct Transfer on Flag Selects the mode to which the transition is made after the SLEEP instruction is executed with bits SSBY, TMA3, and LSON in SYSCR1 and bit MSON in SYSCR2. For details, see table 6.2. 2 MSON 0 R/W Medium Speed on Flag After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode 0: Operation in active (medium-speed) mode 1 SA1 0 R/W Subactive Mode Clock Select 1 and 0 0 0 SA0 0 R/W Select the operating clock frequency in subactive and subsleep modes. The values of SA1 and SA0 do not change if they are written to in subactive mode.	4	NESEL	1	R/W	Noise Elimination Sampling Frequency Select
1: Sampling rate is $\phi_{osc}/4$. 3 DTON 0 R/W Direct Transfer on Flag Selects the mode to which the transition is made after the SLEEP instruction is executed with bits SSBY, TMA3, and LSON in SYSCR1 and bit MSON in SYSCR2. For details, see table 6.2. 2 MSON 0 R/W Medium Speed on Flag After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode. 0: Operation in active (high-speed) mode 1 SA1 0 R/W Subactive Mode Clock Select 1 and 0 0 SA0 0 R/W Select the operating clock frequency in subactive and subsleep modes. The values of SA1 and SA0 do not change if they are written to in subactive mode.					signal (ϕ_w) and the system clock pulse generator generates the oscillator clock (ϕ_{osc}). This bit selects the sampling frequency of ϕ_{osc} when ϕ_w is sampled. When $\phi_{osc} = 2$ to 10 MHz, clear this bit to 0. Set it to 1 if the
3 DTON 0 R/W Direct Transfer on Flag Selects the mode to which the transition is made after the SLEEP instruction is executed with bits SSBY, TMA3, and LSON in SYSCR1 and bit MSON in SYSCR2. For details, see table 6.2. 2 MSON 0 R/W Medium Speed on Flag After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode. 0: Operation in active (high-speed) mode 1 SA1 0 R/W Subactive Mode Clock Select 1 and 0 0 SA0 0 R/W Select the operating clock frequency in subactive and subsleep modes. The values of SA1 and SA0 do not change if they are written to in subactive mode.					0: Sampling rate is $\phi_{osc}/16$.
Selects the mode to which the transition is made after the SLEEP instruction is executed with bits SSBY, TMA3, and LSON in SYSCR1 and bit MSON in SYSCR2. For details, see table 6.2. MSON 0 R/W Medium Speed on Flag After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode. 0: Operation in active (high-speed) mode 1 SA1 0 R/W Subactive Mode Clock Select 1 and 0 0 SA0 0 R/W Select the operating clock frequency in subactive and subsleep modes. The values of SA1 and SA0 do not change if they are written to in subactive mode.					1: Sampling rate is $\phi_{osc}/4$.
the SLEEP instruction is executed with bits SSBY, TMA3, and LSON in SYSCR1 and bit MSON in SYSCR2. For details, see table 6.2. MSON 0 R/W Medium Speed on Flag After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode. 0: Operation in active (medium-speed) mode 1 SA1 0 R/W Subactive Mode Clock Select 1 and 0 0 SA0 0 R/W Select the operating clock frequency in subactive and subsleep modes. The values of SA1 and SA0 do not change if they are written to in subactive mode. 00: $\phi_w/8$ 01: $\phi_w/4$	3	DTON	0	R/W	Direct Transfer on Flag
After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode. 0: Operation in active (high-speed) mode 1: Operation in active (medium-speed) mode 1 SA1 0 R/W Subactive Mode Clock Select 1 and 0 0 SA0 0 R/W Select the operating clock frequency in subactive and subsleep modes. The values of SA1 and SA0 do not change if they are written to in subactive mode. 00: $\phi_w/8$ 01: $\phi_w/4$					the SLEEP instruction is executed with bits SSBY, TMA3, and LSON in SYSCR1 and bit MSON in
 selects active (high-speed) or active (medium-speed) mode. 0: Operation in active (high-speed) mode 1: Operation in active (medium-speed) mode 1 SA1 0 R/W Subactive Mode Clock Select 1 and 0 0 SA0 0 R/W Select the operating clock frequency in subactive and subsleep modes. The values of SA1 and SA0 do not change if they are written to in subactive mode. 0: \$\overline{\screwty}_{\screwty}\$ 0: \$\overline{\screwty}_{\screwty}\$ 0: \$\overline{\screwty}_{\screwty}\$ 	2	MSON	0	R/W	Medium Speed on Flag
$\begin{array}{c c} 1: \mbox{ Operation in active (medium-speed) mode} \\ \hline 1 & SA1 & 0 & R/W & Subactive Mode Clock Select 1 and 0 \\ \hline 0 & SA0 & 0 & R/W & Select the operating clock frequency in subactive and subsleep modes. The values of SA1 and SA0 do not change if they are written to in subactive mode. \\ & 00: \phi_w/8 \\ & 01: \phi_w/4 \end{array}$					selects active (high-speed) or active (medium-speed)
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					0: Operation in active (high-speed) mode
$\begin{array}{cccccccccccccccccccccccccccccccccccc$					1: Operation in active (medium-speed) mode
subsleep modes. The values of SA1 and SA0 do not change if they are written to in subactive mode. 00: $\phi_w/8$ 01: $\phi_w/4$	1	SA1	0	R/W	Subactive Mode Clock Select 1 and 0
01:	0	SA0	0	R/W	subsleep modes. The values of SA1 and SA0 do not
					00:
1X:					01: _{\$\phi\sqrt{4}\$}
					1X: _{\$\phi_w} /2

[Legend] X: Don't care.

6.1.3 Clock Halt Registers 1 and 2 (CKSTPR1 and CKSTPR2)

CKSTPR1 and CKSTPR2 allow the on-chip peripheral modules to enter the standby state in module units.

CKSTPR1

Bit	Bit Name	Initial Value	R/W	Description
7	S4CKSTP*1*4	1	R/W*1	SCI4 Module Standby
				SCI4 enters standby mode when this bit is cleared to 0.
6	S31CKSTP	1	R/W	SCI3 Module Standby* ²
				SCI31 enters standby mode when this bit is cleared to 0.
5	S32CKSTP	1	R/W	SCI3 Module Standby* ²
				SCI32 enters standby mode when this bit is cleared to $0.^{*^1}$
4	ADCKSTP	1	R/W	A/D Converter Module Standby
				A/D converter enters standby mode when this bit is cleared to 0.
3	_	1	R/W	Reserved
				This readable/writable bit is reserved.
2	TFCKSTP	1	R/W	Timer F Module Standby
				Timer F enters standby mode when this bit is cleared to 0.
1	FROMCKSTP*1*4	1	R/W* ¹	Flash Memory Module Standby
				Flash memory enters standby mode when this bit is cleared to 0.
0	RTCCKSTP	1	R/W	RTC Module Standby
				RTC enters standby mode when this bit is cleared to 0.

RENESAS

CKSTPR2

Bit	Bit Name	Initial Value	R/W	Description
7	ADBCKSTP	1	R/W	Address Break Module Standby
				The address break enters standby mode when this bit is cleared to 0.
6	TPUCKSTP	1	R/W	TPU Module Standby
				The TPU enters standby mode when this bit is cleared to 0.
5	IICCKSTP	1	R/W	IIC2 Module Standby
				The IIC2 enters standby mode when this bit is cleared to 0.
4	PW2CKSTP	1	R/W	PWM2 Module Standby
				The PWM2 enters standby mode when this bit is cleared to 0.
3	AECCKSTP	1	R/W	Asynchronous Event Counter Module Standby
				The asynchronous event counter enters standby mode when this bit is cleared to 0.
2	WDCKSTP	1	R/W* ³	Watchdog Timer Module Standby
				The watchdog timer enters standby mode when this bit is cleared to 0.
1	PW1CKSTP	1	R/W	PWM1 Module Standby
				The PWM1 enters standby mode when this bit is cleared to 0.
0	LDCKSTP	1	R/W	LCD Module Standby
				The LCD controller/driver enters standby mode when this bit is cleared to 0.

Notes: 1. This is a reserved bit which is not readable/writable in the masked ROM version.

2. When the SCI module standby is set, all registers in the SCI3 enter the reset state.

3. This bit is valid when the WDON bit in TCSRW is 0. If this bit is cleared to 0 while the WDON bit is set to 1 (while the watchdog timer is operating), this bit is cleared to 0. However, the watchdog timer does not enter module standby mode and continues operating. When the watchdog timer stops operating and the WDON bit is cleared to 0 by software, this bit is valid and the watchdog timer enters module standby mode.

4. This bit should be set to 1 when the on-chip debugger is used.

6.2 Mode Transitions and States of LSI

Figure 6.1 shows the possible transitions among these operating modes. A transition is made from the program execution state to the program halt state of the program by executing a SLEEP instruction. Interrupts allow for returning from the program halt state to the program execution state of the program. A direct transition between active mode and subactive mode, which are both program execution states, can be made without halting the program. RES input enables transitions from a mode to the reset state. Table 6.2 shows the transition conditions of each mode after the SLEEP instruction is executed and a mode to return by an interrupt. Table 6.3 shows the internal states of the LSI in each mode.






Figure 6.1 Mode Transition Diagram

RENESAS

State Before Transition	LSON	MSON	SSBY	ТМАЗ	DTON	Transition Mode after SLEEP Instruction Execution	Transition Mode due to Interrupt	Symbol in Figure 6.1
Active (high- speed) mode	0	0	0	*	0	Sleep (high- speed) mode	Active (high- speed) mode	a
	0	1	0	*	0	Sleep (medium- speed) mode	Active (medium- speed) mode	b
	0	0	1	0	0	Standby mode	Active (high- speed) mode	d
	0	1	1	0	0	Standby mode	Active (medium- speed) mode	d
	0	0	1	1	0	Watch mode	Active (high- speed) mode	е
	0	1	1	1	0	Watch mode	Active (medium- speed) mode	e
	1	*	1	1	0	Watch mode	Subactive mode	е
	0	0	0	*	1	Active (high- speed) mode (direct transition)		_
	0	1	0	*	1	Active (medium- speed) mode (direct transition)		g
	1	*	1	1	1	Subactive mode (direct transition)	_	i

Table 6.2 Transition Mode after SLEEP Instruction Execution and Interrupt Handling



State Before Transition	LSON	MSON	SSBY	TMA3	DTON	Transition Mode after SLEEP Instruction Execution	Transition Mode due to Interrupt	Symbol in Figure 6.1
Active (medium- speed) mode	0	0	0	*	0	Sleep (high- speed) mode	Active (high- speed) mode	а
	0	1	0	*	0	Sleep (medium- speed) mode	Active (medium- speed) mode	b
	0	0	1	0	0	Standby mode	Active (high- speed) mode	d
	0	1	1	0	0	Standby mode	Active (medium- speed) mode	d
	0	0	1	1	0	Watch mode	Active (high- speed) mode	е
	0	1	1	1	0	Watch mode	Active (medium- speed) mode	e
	1	1	1	1	0	Watch mode	Subactive mode	е
	0	0	0	*	1	Active (high- speed) mode (direct transition)		f
	0	1	0	*	1	Active (medium- speed) mode (direct transition)		_
	1	*	1	1	1	Subactive mode (direct transition)		i

State Before Transition	LSON	MSON	SSBY	TMA3	DTON	Transition Mode after SLEEP Instruction Execution	Transition Mode due to Interrupt	Symbol in Figure 6.1
Subactive mode	1	*	0	1	0	Subsleep mode	Subactive mode	С
	0	0	1	1	0	Watch mode	Active (high- speed) mode	е
	0	1	1	1	0	Watch mode	Active (medium- speed) mode	e
	1	*	1	1	0	Watch mode	Subactive mode	е
	0	0	1	1	1	Active (high- speed) mode (direct transition)		j
	0	1	1	1	1	Active (medium- speed) mode (direct transition)	_	h
	1 *: Dop't	*	1	1	1	Subactive mode (direct transition)	_	_

[Legend] *: Don't care.

		Activ	e Mode	Slee	p Mode				
Function		High-speed	Medium- speed	High-speed	Medium- speed	Watch Mode	Subactive Mode	Subsleep Mode	Standby Mode
System clo	ck oscillator	Functioning	Functioning	Functioning	Functioning	Halted	Halted	Halted	Halted
Subclock o	scillator	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning
CPU	Instructions	Functioning	Functioning	Halted	Halted	Halted	Functioning	Halted	Halted
	RAM	_		Retained	Retained	Retained	-	Retained	Retained
	Registers	_							
	I/O	_							Retained*1
External	IRQ0	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning	Functioning
interrupts	IRQ1	_				Retained ^{∗⁵}	-		
	IRQ3	_							Retained*5
	IRQ4	_							
	IRQAEC	_							
	WKP7 to WKP0	_				Functioning	-		Functioning
Peripheral modules	RTC	Functioning	Functioning	Functioning	Functioning	Functioning/ retained*9	Functioning/ retained*9	Functioning/ retained*9	Functioning/ retained*9
	Asynchronous event counter	_				Functioning*6	Functioning	Functioning	Functioning*
	Timer F	_				Functioning/ retained*7	Functioning/r etained*7	Functioning/ retained*7	Retained
	TPU	_				Retained	Retained	Retained	Retained
	WDT	_				Functioning* ⁸ / retained	Functioning*8/ retained	Functioning*8/ retained	Functioning*8/ retained
	SCI3/IrDA					Reset	Functioning/ retained*2	Functioning/ retained*2	Reset
	IIC2	_				Retained	Retained	Retained	Retained
	PWM	_				Retained	Retained	Retained	Retained
	A/D converter	_				Retained	Retained	Retained	Retained
	LCD	_				Functioning/ retained*3	Functioning/ retained*3	Functioning/ retained*3	Retained

Table 6.3 Internal State in Each Operating Mode

Notes: 1. Register contents are retained. Output is the high-impedance state.

- 2. Functioning if $\phi_w/2$ is selected as an internal clock, or halted and retained otherwise.
- 3. Functioning if ϕw , $\phi w/2$, or $\phi w/4$ is selected as a clock to be used. Halted and retained otherwise.
- 4. Functioning if the timekeeping time-base function is selected.
- 5. An external interrupt request is ignored. Contents of the interrupt request register are not affected.
- 6. Only incrementing of the external event timer by ECL/ECH and overflow interrupts operate.
- 7. Functioning if ϕ w/4 is selected as an internal clock. Halted and retained otherwise.
- 8. Functioning if the on-chip oscillator is selected.
- 9. Functioning if the internal time keeping time-base function is selected and retained if the interval timer is selected.

6.2.1 Sleep Mode

In sleep mode, CPU operation is halted but the system clock oscillator, subclock oscillator, and on-chip peripheral modules function. In sleep (medium-speed) mode, the on-chip peripheral modules function at the clock frequency set by the MA1 and MA0 bits in SYSCR1. CPU register contents are retained.

Sleep mode is cleared by an interrupt. When an interrupt is requested, sleep mode is cleared and interrupt exception handling starts. Sleep mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled by the interrupt enable bit. After sleep mode is cleared, a transition is made from sleep (high-speed) mode to active (high-speed) mode or from sleep (medium-speed) mode to active (medium-speed) mode.

When the $\overline{\text{RES}}$ pin goes low, the CPU goes into the reset state and sleep mode is cleared. Since an interrupt request signal is synchronous with the system clock, the maximum time of $2/\phi$ (s) may be delayed from the point at which an interrupt request signal occurs until the interrupt exception handling is started.

Furthermore, it sometimes operates with half state early timing at the time of transition to sleep (medium-speed) mode.

6.2.2 Standby Mode

In standby mode, the system clock oscillator stops, so the CPU and on-chip peripheral modules stop functioning when the WDT disables the on-chip oscillator operation. However, as long as the rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be retained as long as the voltage set by the RAM data retention voltage is provided. The I/O ports go to the high-impedance state.

Standby mode is cleared by an interrupt. When an interrupt is requested, the system clock pulse generator starts. After the time set in bits STS2 to STS0 in SYSCR1 has elapsed, standby mode is cleared and interrupt exception handling starts. After standby mode is cleared, a transition is made to active (high-speed) or active (medium-speed) mode according to the MSON bit in SYSCR2. Standby mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled by the interrupt enable bit.

When the $\overline{\text{RES}}$ pin goes low, the system clock oscillator starts. Since system clock signals are supplied to the entire chip as soon as the system clock oscillator starts functioning, the $\overline{\text{RES}}$ pin must be kept low until the system clock oscillator output stabilizes (except when the power-on

reset circuit is used). After the oscillator output has stabilized, the CPU starts reset exception handling if the $\overline{\text{RES}}$ pin is driven high (except when the power-on reset circuit is used).

6.2.3 Watch Mode

In watch mode, the system clock oscillator (when the WDT disables the on-chip oscillator operation) and CPU operation stop and on-chip peripheral modules stop functioning except for the RTC, timer F, asynchronous event counter, and LCD controller/driver. However, as long as the rated voltage is supplied, the contents of CPU registers, some on-chip peripheral module registers, and on-chip RAM are retained. The I/O ports retain their state before the transition.

Watch mode is cleared by an interrupt. When an interrupt is requested, watch mode is cleared and interrupt exception handling starts. When watch mode is cleared by an interrupt, a transition is made to active (high-speed) mode, active (medium-speed) mode, or subactive mode depending on the settings of the LSON bit in SYSCR1 and the MSON bit in SYSCR2. When the transition is made to active mode, after the time set in bits STS2 to STS0 in SYSCR1 has elapsed, interrupt exception handling starts. Watch mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled by the interrupt enable register.

When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the $\overline{\text{RES}}$ pin is driven high.

6.2.4 Subsleep Mode

In subsleep mode, the CPU operation stops but on-chip peripheral modules other than the A/D converter and PWM function. As long as a required voltage is applied, the contents of CPU registers, the on-chip RAM, and some registers of the on-chip peripheral modules are retained. I/O ports keep the same states as before the transition.

Subsleep mode is cleared by an interrupt. When an interrupt is requested, subsleep mode is cleared and interrupt exception handling starts. After subsleep mode is cleared, a transition is made to subactive mode. Subsleep mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled by the interrupt enable register.

When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the $\overline{\text{RES}}$ pin is driven high.

6.2.5 Subactive Mode

In subactive mode, the system clock oscillator stops but on-chip peripheral modules other than the A/D converter, and PWM function. As long as a required voltage is applied, the contents of some registers of the on-chip peripheral modules are retained.

Subactive mode is cleared by the SLEEP instruction. When subacitve mode is cleared, a transition to subsleep mode, active mode, or watch mode is made, depending on the combination of bits SSBY, LSON, and TMA3 in SYSCR1 and bits MSON and DTON in SYSCR2. Subactive mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled by the interrupt enable register.

When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the $\overline{\text{RES}}$ pin is driven high.

The operating frequency of subactive mode is selected from $\phi_w/2$, $\phi_w/4$, and $\phi_w/8$ by the SA1 and SA0 bits in SYSCR2.

6.2.6 Active (Medium-Speed) Mode

In active (medium-speed) mode, the system clock oscillator, subclock oscillator, CPU, and onchip peripheral module function.

Active (medium-speed) mode is cleared by the SLEEP instruction. When active (medium-speed) mode is cleared, a transition to standby mode is made depending on the combination of bits SSBY, LSON, and TMA3 in SYSCR1, a transition to watch mode is made depending on the combination of bits SSBY and TMA3 in SYSCR1, or a transition to sleep mode is made depending on the combination of bits SSBY and LSON in SYSCR1. Moreover, a transition to active (high-speed) mode or subactive mode is made by a direct transition. Active (medium-sleep) mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled in the interrupt enable register. When the RES pin goes low, the CPU goes into the reset state and active (medium-sleep) mode is cleared.

Furthermore, it sometimes operates with half state early timing at the time of transition to active (medium-speed) mode.

In active (medium-speed) mode, the on-chip peripheral modules function at the clock frequency set by the MA1 and MA0 bits in SYSCR1.

6.3 Direct Transition

The CPU can execute programs in two modes: active and subactive mode. A direct transition is a transition between these two modes without stopping program execution. A direct transition can be made by executing a SLEEP instruction while the DTON bit in SYSCR2 is set to 1. The direct transition also enables operating frequency modification in active mode. After the mode transition, direct transition interrupt exception handling starts.

If the direct transition interrupt is disabled by IENR2, no direct transition takes place and a transition is made instead to sleep or watch mode.

Note: If a direct transition is attempted while the I bit in CCR is set to 1, the device remains in sleep or watch mode, and recovery is not possible.

(1) Direct transfer from active (high-speed) mode to active (medium-speed) mode

When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0 and the MSON and DTON bits in SYSCR2 are set to 1, a transition is made to active (medium-speed) mode via sleep mode.

(2) Direct transfer from active (medium-speed) mode to active (high-speed) mode

When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is cleared to 0, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (high-speed) mode via sleep mode.

(3) Direct transfer from active (high-speed) mode to subactive mode

When a SLEEP instruction is executed in active (high-speed) mode while the SSBY, TMA3, and LSON bits in SYSCR1 are set to 1 and the DTON bit in SYSCR2 is set to 1, a transition is made to subactive mode via watch mode.

(4) Direct transfer from subactive mode to active (high-speed) mode

When a SLEEP instruction is executed in subactive mode while the SSBY and TMA3 bits in SYSCR1 are set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is cleared to 0, and the DTON bit in SYSCR2 is set to 1, a transition is made directly to active (high-speed) mode via watch mode after the waiting time set in bits STS2 to STS0 in SYSCR1 has elapsed.



(5) Direct transfer from active (medium-speed) mode to subactive mode

When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY, TMA3, and LSON bits in SYSCR1 are set to 1 and the DTON bit in SYSCR2 is set to 1, a transition is made to subactive mode via watch mode.

(6) Direct transfer from subactive mode to active (medium-speed) mode

When a SLEEP instruction is executed in subactive mode while the SSBY and TMA3 bits in SYSCR1 are set to 1, the LSON bit in SYSCR1 is cleared to 0, and the MSON and DTON bits in SYSCR2 are set to 1, a transition is made directly to active (medium-speed) mode via watch mode after the waiting time set in bits STS2 to STS0 in SYSCR1 has elapsed.

6.3.1 Direct Transition from Active (High-Speed) Mode to Active (Medium-Speed) Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (1).

Direct transition time = {(Number of SLEEP instruction execution states) + (Number of internal processing states)} × (tcyc before transition) + (Number of interrupt exception handling execution states) × (tcyc after transition)

.....(1)

Example: When $\phi_{osc}/8$ is selected as the CPU operating clock following transition

Direct transition time = $(2 + 1) \times \text{tosc} + 14 \times 8\text{tosc} = 115\text{tosc}$

[Legend] tosc: OSC clock cycle time tcyc: System clock (φ) cycle time

6.3.2 Direct Transition from Active (High-Speed) Mode to Subactive Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (2).

Direct transition	time = {(Number of SLEEP instruction execution states) + (Number of internal
	processing states) $\} \times (tcyc before transition) + (Number of interrupt)$
	exception handling execution states) \times (tsubcyc after transition)
	(2)
Example:	When $\varphi_w/8$ is selected as the CPU operating clock following transition
	Direct transition time = $(2 + 1) \times 1$ tosc + 14×1 tsubcyc = 3 tosc + 14 tsubcyc
[Legend]	

tosc: OSC clock cycle time tsubcyc: Subclock (ϕ_{SUB}) cycle time

6.3.3 Direct Transition from Active (Medium-Speed) Mode to Active (High-Speed) Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (3).

Direct transition time = {(Number of SLEEP instruction execution states) + (Number of internal processing states)} × (tcyc before transition) + (Number of interrupt exception handling execution states) × (tcyc after transition)

Example: When $\phi_{osc}/8$ is selected as the CPU operating clock before transition Direct transition time = $(2 + 1) \times 8$ tosc + $14 \times$ tosc = 38tosc

[Legend] tosc: OSC clock cycle time tcyc: System clock (φ) cycle time

6.3.4 Direct Transition from Active (Medium-Speed) Mode to Subactive Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (4).

Direct transition	time = {(Number of SLEEP instruction execution states) + (Number of internal
	processing states) $\} \times ($ tcyc before transition $) + ($ Number of interrupt
	exception handling execution states) × (tsubcyc after transition)
	(4)
Example:	When ϕ osc/8 is selected as the CPU operating clock before transition
	Direct transition time = $(2 + 1) \times 8$ tosc + 14×1 tsubcyc = 24 tosc + 14 tsubcyc

[Legend] tosc: OSC clock cycle time tsubcyc: Subclock (ϕ_{SUB}) cycle time

6.3.5 Direct Transition from Subactive Mode to Active (High-Speed) Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (5).

Direct transition time = {(Number of SLEEP instruction execution states) + (Number of internal
processing states) $\} \times ($ tsubcyc before transition) + {(Wait time set in bits
STS2 to STS0) + (Number of interrupt exception handling execution
states)} \times (tcyc after transition)

.....(5)

Example: When $\phi w/8$ is selected as the CPU operating clock before transition and wait time = 8192 states

Direct transition time = $(2 + 1) \times 8tw + (8192 + 14) \times tosc = 24tw + 8206tosc$

[Legend] tosc: OSC clock cycle time tw: Watch clock cycle time tcyc: System clock (ϕ) cycle time tsubcyc: Subclock (ϕ_{SUB}) cycle time

6.3.6 Direct Transition from Subactive Mode to Active (Medium-Speed) Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (6).

Direct transition time = {(Number of SLEEP instruction execution states) + (Number of internal processing states)} × (tsubcyc before transition) + {(Wait time set in bits STS2 to STS0) + (Number of interrupt exception handling execution states)} × (tcyc after transition)

 $\begin{array}{ll} \mbox{Example:} & \mbox{When ϕw/8$ is selected as the CPU operating clock before transition, $\phi_{osc}/8$ is selected as the CPU operating clock following transition, and the wait time is 8,192 states \\ \end{array}$

Direct transition time = $(2 + 1) \times 8$ tw + $(8192 + 14) \times 8$ tosc = 24tw + 65648tosc

[Legend] tosc: OSC clock cycle time tw: Watch clock cycle time tcyc: System clock (ϕ) cycle time tsubcyc: Subclock (ϕ_{sub}) cycle time

6.3.7 Notes on External Input Signal Changes before/after Direct Transition

(1) Direct transition from active (high-speed) mode to subactive mode

Since the mode transition is performed via watch mode, see section 6.5.2, Notes on External Input Signal Changes before/after Standby Mode.

(2) Direct transition from active (medium-speed) mode to subactive mode

Since the mode transition is performed via watch mode, see section 6.5.2, Notes on External Input Signal Changes before/after Standby Mode.

(3) Direct transition from subactive mode to active (high-speed) mode

Since the mode transition is performed via watch mode, see section 6.5.2, Notes on External Input Signal Changes before/after Standby Mode.

(4) Direct transition from subactive mode to active (medium-speed) mode

Since the mode transition is performed via watch mode, see section 6.5.2, Notes on External Input Signal Changes before/after Standby Mode.

6.4 Module Standby Function

The module-standby function can be set to any peripheral module. In module standby mode, the clock supply to modules stops to enter the power-down mode. Module standby mode enables each on-chip peripheral module to enter the standby state by clearing a bit that corresponds to each module in CKSTPR1 and CKSTPR2 to 0 and cancels the mode by setting the bit to 1. (See section 6.1.3, Clock Halt Registers 1 and 2 (CKSTPR1 and CKSTPR2).)

6.5 Usage Notes

6.5.1 Standby Mode Transition and Pin States

When a SLEEP instruction is executed in active (high-speed) mode or active (medium-speed) mode while the SSBY and TMA3 bits in SYSCR1 are set to 1 and the LSON bit in SYSCR1 is cleared to 0, a transition is made to standby mode. At the same time, pins go to the high-impedance state (except pins for which the pull-up MOS is designated as on). Figure 6.2 shows the timing in this case.




Figure 6.2 Standby Mode Transition and Pin States

6.5.2 Notes on External Input Signal Changes before/after Standby Mode

(1) When External Input Signal Changes before/after Standby Mode or Watch Mode

When an external input signal such as \overline{IRQ} , \overline{WKP} , or IRQAEC is input, both the high- and lowlevel widths of the signal must be at least two cycles of system clock ϕ or subclock ϕ_{SUB} (referred to together in this section as the internal clock). As the internal clock stops in standby mode and watch mode, the width of external input signals requires careful attention when a transition is made via these operating modes. Ensure that external input signals conform to the conditions stated in (3), Recommended Timing of External Input Signals, below.

(2) When External Input Signals cannot be Captured because Internal Clock Stops

The case of falling edge capture is shown in figure 6.3.

As shown in the case marked "Capture not possible," when an external input signal falls immediately after a transition to active mode or subactive mode, after oscillation is started by an interrupt via a different signal, the external input signal cannot be captured if the high-level width at that point is less than 2 tcyc or 2 tsubcyc.

(3) Recommended Timing of External Input Signals

To ensure dependable capture of an external input signal, high- and low-level signal widths of at least 2 $_{tcyc}$ or 2 $_{tsubcyc}$ are necessary before a transition is made to standby mode or watch mode, as shown in "Capture possible: case 1."

External input signal capture is also possible with the timing shown in "Capture possible: case 2" and "Capture possible: case 3," in which a 2 tcyc or 2 tsubcyc level width is secured.






Figure 6.3 External Input Signal Capture when Signal Changes before/after Standby Mode or Watch Mode

(4) Input Pins to which these Notes Apply

IRQ4, IRQ3, IRQ1, IRQ0, WKP7 to WKP0, IRQAEC, TMIF, ADTRG, TIOCA1, TIOCB1, TIOCA2 and TIOCB2.





Section 7 ROM

The features of the 52-kbyte flash memory built into the flash memory (F-ZTAT) version are summarized below.

• Programming/erase methods

The flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. The flash memory is configured as follows: 1 kbyte \times 4 blocks, 28 kbytes \times 1 block, 16 kbytes \times 1 block, and 4 kbytes \times 1 block. To erase the entire flash memory, each block must be erased in turn.

• On-board programming

On-board programming/erasing can be done in boot mode, in which the boot program built into the chip is started to erase or program of the entire flash memory. In normal user program mode, individual blocks can be erased or programmed.

• Programmer mode

Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.

• Automatic bit rate adjustment

For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to match the transfer bit rate of the host.

- Programming/erasing protection Sets software protection against flash memory programming/erasing.
- Power-down mode

Operation of the power supply circuit can be partly halted in subactive mode. As a result, flash memory can be read with low power consumption.

• Module standby mode

Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.) When the on-chip debugging emulator is used, the bit 1 (FROMCKSTP) in clock stop register 1 (CKSTPR1) should be set to 1.

RENESAS

7.1 Block Configuration

Figure 7.1 shows the block configuration of flash memory. The thick lines indicate erasing units, the narrow lines indicate programming units, and the values are addresses. The 52-kbyte flash memory is divided into 1 kbyte \times 4 blocks, 28 kbytes \times 1 block, 16 kbytes \times 1 block, and 4 kbytes \times 1 block. Erasing is performed in these units. Programming is performed in 128-byte units starting from an address with lower eight bits H'00 or H'80.



	H'0000	H'0001	H'0002	← Programming unit: 128 bytes →	H'007
Erase unit	H'0080	H'0081	H'0082		H'00F
1 kbyte					
	110000	110004	1.1100000		
	H'0380	H'0381	H'0382		H'03F
	H'0400	H'0401	H'0402	← Programming unit: 128 bytes →	H'047
Erase unit	H'0480	H'0481	H'0482		H'04F
1 kbyte					
	H'0780	H'0781	H'0782		H'07F
	H'0800	H'0801	H'0802	← Programming unit: 128 bytes →	H'087
Erase unit	H'0880	H'0881	H'0882		H'08F
1 kbyte					
	H'0B80	H'0B81	H'0B82		H'0BF
	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →	H'0C7
Erase unit	H'0C80	H'0C81	H'0C82		HOCF
1 kbyte					
	H'0F80	H'0F81	H'0F82		H'0FF
	H'1000	H'1001	H'1002	← Programming unit: 128 bytes →	H'107
Erase unit	H'1080	H'1081	H'1082		H'10F
28 kbytes					
	H'7F80	H'7F81	H'7F82		H'7FF
	H'8000	H'8001	H'8002	← Programming unit: 128 bytes →	H'807
Erase unit	H'8080	H'8081	H'8082		H'80F
16 kbytes					1
	H'BF80	H'BF81	H'BF82		H'BFF
	H'C000	H'C001	H'C002		H'C07
Erase unit	H'C080	H'C081	H'C082		H'COF
4 kbytes	H'CF80	H'CF81	H'CF82		H'CFF

Figure 7.1 Flash Memory Block Configuration

RENESAS

7.2 **Register Descriptions**

The flash memory has the following registers.

- Flash memory control register 1 (FLMCR1)
- Flash memory control register 2 (FLMCR2)
- Erase block register 1 (EBR1)
- Flash memory power control register (FLPWCR)
- Flash memory enable register (FENR)

7.2.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 7.4, Flash Memory Programming/Erasing.

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	_	Reserved
				This bit is always read as 0.
6	SWE	0	R/W	Software Write Enable
				When this bit is set to 1, flash memory programming/erasing is enabled. When this bit is cleared to 0, other FLMCR1 register bits and all EBR1 bits cannot be set.
5	ESU	0	R/W	Erase Setup
				When this bit is set to 1, the flash memory changes to the erase setup state. When it is cleared to 0, the erase setup state is cancelled. Set this bit to 1 before setting the E bit to 1 in FLMCR1.
4	PSU	0	R/W	Program Setup
				When this bit is set to 1, the flash memory changes to the program setup state. When it is cleared to 0, the program setup state is cancelled. Set this bit to 1 before setting the P bit in FLMCR1.
3	EV	0	R/W	Erase-Verify
				When this bit is set to 1, the flash memory changes to erase-verify mode. When it is cleared to 0, erase-verify mode is cancelled.

Bit	Bit Name	Initial Value	R/W	Description
2	PV	0	R/W	Program-Verify
				When this bit is set to 1, the flash memory changes to program-verify mode. When it is cleared to 0, program-verify mode is cancelled.
1	E	0	R/W	Erase
				When this bit is set to 1 while SWE=1 and ESU=1, the flash memory changes to erase mode. When it is cleared to 0, erase mode is cancelled.
0	Р	0	R/W	Program
				When this bit is set to 1 while SWE=1 and PSU=1, the flash memory changes to program mode. When it is cleared to 0, program mode is cancelled.

7.2.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to.

Bit	Bit Name	Initial Value	R/W	Description
7	FLER	0	R	Flash Memory Error
				Indicates that an error has occurred during an operation on flash memory (programming or erasing). When FLER is set to 1, flash memory goes to the error- protection state.
				See section 7.5.3, Error Protection, for details.
6 to 0	_	All 0	_	Reserved
				These bits are always read as 0.

7.2.3 Erase Block Register 1 (EBR1)

EBR1 specifies the flash memory erase area block. EBR1 is initialized to H'00 when the SWE bit in FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in EBR1 to be automatically cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
DI	bit name	value	K/W	Description
7		0	_	Reserved
				This bit is always read as 0.
6	EB6	0	R/W	When this bit is set to 1, 4 kbytes of H'C000 to H'CFFF will be erased.
5	EB5	0	R/W	When this bit is set to 1, 16 kbytes of H'8000 to H'BFFF will be erased.
4	EB4	0	R/W	When this bit is set to 1, 28 kbytes of H'1000 to H'7FFF will be erased.
3	EB3	0	R/W	When this bit is set to 1, 1 kbyte of H'0C00 to H'0FFF will be erased.
2	EB2	0	R/W	When this bit is set to 1, 1 kbyte of H'0800 to H'0BFF will be erased.
1	EB1	0	R/W	When this bit is set to 1, 1 kbyte of H'0400 to H'07FF will be erased.
0	EB0	0	R/W	When this bit is set to 1, 1 kbyte of H'0000 to H'03FF will be erased.



7.2.4 Flash Memory Power Control Register (FLPWCR)

FLPWCR enables or disables a transition to the flash memory power-down mode when the LSI switches to subactive mode. There are two modes: mode in which operation of the power supply circuit of flash memory is partly halted in power-down mode and flash memory can be read, and mode in which even if a transition is made to subactive mode, operation of the power supply circuit of flash memory is retained and flash memory can be read.

Bit	Bit Name	Initial Value	R/W	Description
7	PDWND	0	R/W	Power-Down Disable
				When this bit is 0 and a transition is made to subactive mode, the flash memory enters the power-down mode. When this bit is 1, the flash memory remains in the normal mode even after a transition is made to subactive mode.
6 to 0		All 0	—	Reserved
				These bits are always read as 0.

7.2.5 Flash Memory Enable Register (FENR)

Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory control registers, FLMCR1, FLMCR2, EBR1, and FLPWCR.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	FLSHE	0	R/W	Flash Memory Control Register Enable
				Flash memory control registers can be accessed when this bit is set to 1. Flash memory control registers cannot be accessed when this bit is set to 0.
6 to 0	_	All 0		Reserved
				These bits are always read as 0.

RENESAS

7.3 On-Board Programming Modes

There are two modes for programming/erasing of the flash memory; boot mode, which enables onboard programming/erasing, and programmer mode, in which programming/erasing is performed with a PROM programmer. On-board programming/erasing can also be performed in user program mode. At reset-start in reset mode, this LSI changes to a mode depending on the TEST pin settings, $\overline{\text{NMI}}$ pin settings, and input level of each port, as shown in table 7.1. The input level of each pin must be defined four states before the reset ends.

When changing to boot mode, the boot program built into this LSI is initiated. The boot program transfers the programming control program from the externally-connected host to on-chip RAM via SCI3 (channel 2). After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a forcible return when programming/erasing can no longer be done in user program mode. In user program mode, individual blocks can be erased and programmed by branching to the user program/erase control program prepared by the user.

Table 7.1	Setting Programming Modes
-----------	---------------------------

TEST	NMI	P36	PB0	PB1	PB2	LSI State after Reset End
0	1	Х	Х	Х	Х	User Mode
0	0	1	Х	Х	Х	Boot Mode
1	Х	Х	0	0	0	Programmer Mode

[Legend] X: Don't care.



7.3.1 Boot Mode

Table 7.2 shows the boot mode operations between reset end and branching to the programming control program.

- 1. When boot mode is used, the flash memory programming control program must be prepared in the host beforehand. Prepare a programming control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.
- 2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop bit, and no parity. The inversion function of TXD and RXD pins by SPCR is set to "Not to be inverted," so do not put the circuit for inverting a value between the host and this LSI.
- 3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to match that of the host. The reset should end with the RXD pin high. The RXD and TXD pins should be pulled up on the board if necessary. After the reset is complete, it takes approximately 100 states before the chip is ready to measure the low-level period.
- 4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the completion of bit rate adjustment. The host should confirm that this adjustment end indication (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception could not be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 7.3.
- 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area H'F780 to H'FEEF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
- 6. Before branching to the programming control program, the chip terminates transfer operations by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate value remains set in BRR. Therefore, the programming control program can still use it for transfer of program data or verify data with the host. The TXD pin is high (PCR42 = 1, P42 = 1). The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly in subroutine calls, etc.
- Boot mode can be cleared by a reset. End the reset after driving the reset pin low, waiting at least 20 states, and then setting the NMI pin. Boot mode is also cleared when a WDT overflow occurs.

RENESAS

8. Do not change the TEST pin and $\overline{\text{NMI}}$ pin input levels in boot mode.

Table 7.2Boot Mode Operation

Item	Host Operation	Communication Contents	LSI Operation
Ite	Processing Contents		Processing Contents
Boot mode initiation			Branches to boot program at reset-start.
Bit rate adjustment	Continuously transmits data H'00 at specified bit rate.	H'00, H'00 · · · · H'00 H'00 H'55	 Measures low-level period of receive data H'00. Calculates bit rate and sets BRR in SCI3. Transmits data H'00 to host as adjustment end indication. H'55 reception.
Flash memory erase	Boot program - erase error H'AA reception	H'FF H'AA	 Checks flash memory data, erases all flash memory blocks in case of written data existing, and transmits data H'AA to host. (If erase could not be done, transmits data H'FF to host and aborts operation.)
Transfer of number of bytes of program	Transmits number of bytes (N) of programming control program to be transferred as 2-byte data (low-order byte following high-order byte)	Upper bytes, lower bytes Echoback	Echobacks the 2-byte data received to host.
Transfer o	Transmits 1-byte of programming — control program (repeated for N times) —	H'XX Echoback	Echobacks received data to host and also transfers it to RAM. (repeated for N times)
	H'AA reception	H'AA	— Transmits data H'AA to host.
			Branches to programming control program transferred to on-chip RAM and starts execution.

Host Bit Rate	System Clock Frequency Range of LSI	
9,600 bps	8 to 10 MHz	
4,800 bps	4 to 10 MHz	
2,400 bps	2 to 10 MHz	

Table 7.3 System Clock Frequencies for which Automatic Adjustment of LSI Bit Rate is Possible

7.3.2 Programming/Erasing in User Program Mode

On-board programming/erasing of an individual flash memory block can also be performed in user program mode by branching to a user program/erase control program. The user must set branching conditions and provide on-board means of supplying programming data. The flash memory must contain the user program/erase control program or a program that provides the user program/erase control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM, as in boot mode. Figure 7.2 shows a sample procedure for programming/erasing in user program mode. Prepare a user program/erase control program in accordance with the description in section 7.4, Flash Memory Programming/Erasing.




Figure 7.2 Programming/Erasing Flowchart Example in User Program Mode



7.4 Flash Memory Programming/Erasing

A software method using the CPU is employed to program and erase flash memory in the onboard programming modes. Depending on the FLMCR1 setting, the flash memory operates in one of the following four modes: Program mode, program-verify mode, erase mode, and erase-verify mode. The programming control program in boot mode and the user program/erase control program in user program mode use these operating modes in combination to perform programming/erasing. Flash memory programming and erasing should be performed in accordance with the descriptions in section 7.4.1, Program/Program-Verify and section 7.4.2, Erase/Erase-Verify, respectively.

7.4.1 Program/Program-Verify

When writing data or programs to the flash memory, the program/program-verify flowchart shown in figure 7.3 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

- 1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation according to table 7.4, and additional programming data computation according to table 7.5.
- 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area or additional-programming data area to the flash memory. The program address and 128-byte data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.
- 5. The time during which the P bit is set to 1 is the programming time. Table 7.6 shows the allowable programming times.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc. An overflow cycle of approximately 6.6 ms is allowed.
- 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 2 bits are B'00. Verify data can be read in words or in longwords from the address to which a dummy write was performed.

RENESAS

8. The maximum number of repetitions of the program/program-verify sequence of the same bit is 1,000.




Figure 7.3 Program/Program-Verify Flowchart

RENESAS

Program Data	Verify Data	Reprogram Data	Comments
0	0	1	Programming completed
0	1	0	Reprogram bit
1	0	1	—
1	1	1	Remains in erased state

Table 7.4 Reprogram Data Computation Table

Table 7.5 Additional-Program Data Computation Table

Reprogram Data	Verify Data	Additional-Program Data	Comments
0	0	0	Additional-program bit
0	1	1	No additional programming
1	0	1	No additional programming
1	1	1	No additional programming

Table 7.6Programming Time

n (Number of Writes)	Programming Time	In Additional Programming	Comments
1 to 6	30	10	
7 to 1,000	200		

Note: Time shown in μ s.



7.4.2 Erase/Erase-Verify

When erasing flash memory, the erase/erase-verify flowchart shown in figure 7.4 should be followed.

- 1. Prewriting (setting erase block data to all 0s) is not necessary.
- 2. Erasing is performed in block units. Make only a single-bit specification in the erase block register (EBR1). To erase multiple blocks, each block must be erased in turn.
- 3. The time during which the E bit is set to 1 is the flash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, etc. An overflow cycle of approximately 19.8 ms is allowed.
- 5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower two bits are B'00. Verify data can be read in longwords from the address to which a dummy write was performed.
- 6. If the read data is not erased successfully, set erase mode again, and repeat the erase/erase-verify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is 100.

7.4.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including the NMI interrupt, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons:

- 1. Interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured.
- 2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
- 3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out.






Figure 7.4 Erase/Erase-Verify Flowchart

RENESAS

Rev. 4.00 Aug 23, 2006 Page 149 of 594 REJ09B0093-0400

7.5 **Program/Erase Protection**

There are three kinds of flash memory program/erase protection; hardware protection, software protection, and error protection.

7.5.1 Hardware Protection

Hardware protection refers to a state in which programming/erasing of flash memory is forcibly disabled or aborted because of a transition to reset, subactive mode, subsleep mode, or standby mode. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), and erase block register 1 (EBR1) are initialized. In a reset via the $\overline{\text{RES}}$ pin, the reset state is not entered unless the $\overline{\text{RES}}$ pin is held low until oscillation stabilizes after powering on. In the case of a reset during operation, hold the $\overline{\text{RES}}$ pin low for the $\overline{\text{RES}}$ pulse width specified in the AC Characteristics section.

7.5.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory blocks by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the P or E bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase block register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 is set to H'00, erase protection is set for all blocks.

7.5.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is forcibly aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the FLER bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, and EBR1 settings are retained, however program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be reentered by re-setting the P or E bit. However, PV and EV bit settings are retained, and a transition can be made to verify mode. Error protection can be cleared only by a reset.

7.6 Programmer Mode

In programmer mode, a PROM programmer can be used to perform programming/erasing via a socket adapter, just as a discrete flash memory. Use a PROM programmer that supports the MCU device type with the on-chip 64-kbyte flash memory (FZTAT64V3).

7.7 Power-Down States for Flash Memory

In user mode, the flash memory will operate in either of the following states:

• Normal operating mode

The flash memory can be read and written to at high speed.

• Power-down operating mode

The power supply circuit of flash memory can be partly halted. As a result, flash memory can be read with low power consumption.

• Standby mode

All flash memory circuits are halted.

Table 7.7 shows the correspondence between the operating modes of this LSI and the flash memory. In subactive mode, the flash memory can be set to operate in power-down mode with the PDWND bit in FLPWCR. When the flash memory returns to its normal operating state from power-down mode or standby mode, a period to stabilize operation of the power supply circuits that were stopped is needed. When the flash memory returns to its normal operating state, bits STS2 to STS0 in SYSCR1 must be set to provide a wait time of at least 20 μ s, even when the external clock is being used.

	Flash Memory Operating State			
LSI Operating State	PDWND = 0 (Initial Value)	PDWND = 1		
Active mode	Normal operating mode	Normal operating mode		
Subactive mode	Power-down mode	Normal operating mode		
Sleep mode	Normal operating mode	Normal operating mode		
Subsleep mode	Standby mode	Standby mode		
Standby mode	Standby mode	Standby mode		

Table 7.7 Flash Memory Operating States

7.8 Notes on Setting Module Standby Mode

When the flash memory is set to enter module standby mode, the system clock supply is stopped to the module, the function is stopped, and the state is the same as that in standby mode. Also program operation is stopped in the flash memory. Therefore operation program should be transferred to the RAM and the program should run in the RAM. Then the flash memory should be set to enter module standby mode.

Even if an interrupt source occurs while the interrupt is enabled in module standby mode, program runaway may occur because the vector cannot be fetched.

Before the flash memory is set to enter module standby mode, the corresponding bit in the interrupt enable register should be cleared to 0 and the I bit in CCR should be set to 1. Then after the flash memory enters module standby mode, NMI and address break interrupt requests should not be generated. Figure 7.5 shows a module standby mode setting.






Figure 7.5 Module Standby Mode Setting





Section 8 RAM

This LSI has an on-chip high-speed static RAM. The RAM is connected to the CPU by a 16-bit data bus, enabling two-state access by the CPU to both byte data and word data.

Product Classification		RAM Size	RAM Address
Flash memory version	H8/38076RF	3 kbytes	H'F380 to H'FF7F
Masked ROM version	H8/38076R	2 kbytes	H'F780 to H'FF7F
	H8/38075R	2 kbytes	H'F780 to H'FF7F
	H8/38074R	1 kbyte	H'FB80 to H'FF7F
	H8/38073R	1 kbyte	H'FB80 to H'FF7F





Section 9 I/O Ports

The H8/38076R Group has 55 general I/O ports and eight general input-only ports. Port 9 is a large current port, which can drive 15 mA ($@V_{ot} = 1.0 \text{ V}$) when a low level signal is output. Any of these ports can become an input port immediately after a reset. They can also be used as I/O pins of the on-chip peripheral modules or external interrupt input pins, and these functions can be switched depending on the register settings. The registers for selecting these functions can be divided into two types: those included in I/O ports and those included in each on-chip peripheral module. General I/O ports are comprised of the port control register for controlling inputs/outputs and the port data register for storing output data and can select inputs/outputs in bit units.

For details on the execution of bit manipulation instructions to the port data register (PDR), see section 2.8.3, Bit-Manipulation Instruction.

For details on block diagrams for each port, see Appendix B.1, I/O Port Block Diagrams.

9.1 Port 1

Port 1 is an I/O port also functioning as an SCI4 I/O pin, TPU I/O pin, and asynchronous event counter input pin. Figure 9.1 shows its pin configuration.




Figure 9.1 Port 1 Pin Configuration

RENESAS

Port 1 has the following registers.

- Port data register 1 (PDR1)
- Port control register 1 (PCR1)
- Port pull-up control register 1 (PUCR1)
- Port mode register 1 (PMR1)

9.1.1 Port Data Register 1 (PDR1)

-		Initial	-	-
Bit	Bit Name	Value	R/W	Description
7	—	1	—	If port 1 is read while PCR1 bits are set to 1, the values
6	P16	0	R/W	stored in PDR1 are read, regardless of the actual pin states. If port 1 is read while PCR1 bits are cleared to 0,
5	P15	0	R/W	the pin states are read.
4	P14	0	R/W	Bit 7 is reserved. This bit is always read as 1 and cannot
3	P13	0	R/W	be modified.
2	P12	0	R/W	
1	P11	0	R/W	
0	P10	0	R/W	

PDR1 is a register that stores data of port 1.

9.1.2 Port Control Register 1 (PCR1)

PCR1 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 1.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	—	1		Setting a PCR1 bit to 1 makes the corresponding pin
6	PCR16	0	W	(P16 to P10) an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR1 and in
5	PCR15	0	W	PDR1 are valid when the corresponding pin is
4	PCR14	0	W	designated as a general I/O pin.
3	PCR13	0	W	PCR1 is a write-only register. These bits are always
2	PCR12	0	W	read as 1.
1	PCR11	0	W	Bit 7 is reserved. This bit cannot be modified.
0	PCR10	0	W	

9.1.3 Port Pull-Up Control Register 1 (PUCR1)

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	1	_	When a PCR1 bit is cleared to 0, setting the
6	PUCR16	0	R/W	corresponding PUCR1 bit to 1 turns on the pull-up MOS
5	PUCR15	0	R/W	for the corresponding pin, while clearing the bit to 0 turns off the pull-up MOS.
4	PUCR14	0	R/W	Bit 7 is reserved. This bit is always read as 1 and cannot
3	PUCR13	0	R/W	be modified.
2	PUCR12	0	R/W	
1	PUCR11	0	R/W	
0	PUCR10	0	R/W	

PUCR1 controls the pull-up MOS of the port 1 pins in bit units.

9.1.4 Port Mode Register 1 (PMR1)

PMR1 controls the selection of functions for port 1 pins.

Bit	Bit Name	Initial Value	R/W	Description
7 to 2		All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
1	AEVL	0	R/W	P11/AEVL Pin Function Switch
				Selects whether pin P11/AEVL is used as P11 or as AEVL.
				0: P11 I/O pin
				1: AEVL input pin
0	AEVH	0	R/W	P10/AEVH Pin Function Switch
				Selects whether pin P10/AEVH is used as P10 or as AEVH.
				0: P10 I/O pin
				1: AEVH input pin

9.1.5 Pin Functions

The relationship between the register settings and the port functions is shown below.

• P16/SCK4 pin

The pin function is switched as shown below according to the combination of the CKS3 to CKS0 bits in SCSR4 and PCR16 bit in PCR1.

CKS3*1		0*1		
CKS2 to CKS0*1	Other that	an B'111*1	B'111* ¹	X* ¹
PCR16	0	1	х	х
Pin Function	P16 input pin	P16 output pin	SCK4 input pin* ²	SCK4 output pin*2

[Legend] x: Don't care.

Notes: 1. Supported only by the F-ZTAT[™] version.

2. Only port function is available for the masked ROM version.



• P15/TIOCB2 pin


The pin function is switched as shown below according to the combination of the TPU channel 2 setting by the MD1 and MD0 bits in TMDR_2, IOB3 to IOB0 bits in TIOR_2, and CCLR1 and CCLR0 bits in TCR_2, and the PCR15 bit in PCR1.

TPU Channel 2 Setting	Next table (1)	Next table (2)	Next table (3)		
PCR15	—	0	1	0	1
Pin Function		P15 input pin	P15 output pin		
				TIOCB2 i	nput pin*

Note: * When the MD1 and MD0 bits are set to B'00 and the IOB3 bit to 1, the pin function becomes the TIOCB2 input pin.

Clear PCR15 to 0 when using TIOCB2 as an input pin.

TPU Channel 2 Setting	(2)	(3)	(1)		
MD1, MD0		B'	00 B'10, B'01, B'11		
IOB3 to IOB0	B'0000	B'1xxx	B'0001 to B'0111 B'xxxx		
CCLR1, CCLR0		B'xx			
Output Function	-	_	Setting prohibited		
Legend w Derit een					



• P14/TIOCA2/TCLKC pin

The pin function is switched as shown below according to the combination of the TPU channel 2 setting by the MD1 and MD0 bits in TMDR_2, IOA3 to IOA0 bits in TIOR_2, and CCLR1 and CCLR0 bits in TCR_2, the TPSC2 to TPSC0 bits in TCR_2, and the PCR14 bit in PCR1.

TPU Channel 2 Setting	Next table (1)	Next table (2)			
PCR14		0	1		
Pin Function	TIOCA2 output pin	P14 input pin	P14 output pin		
		TIOCA2 input pin*1			
	TCLKC input pin* ²				

Notes: 1. When the MD1 and MD0 bits are set to B'00 and the IOA3 bit to 1, the pin function becomes the TIOCA2 input pin. Clear PCR14 to 0 when using TIOCA2 as an input pin.

 When the TPSC2 to TPSC0 bits in TCR_2 are set to B'110, the pin function becomes the TCLKC input pin.
 Clear BCB14 to 0 when using TCLKC as an input pin.

Clear PCR14 to 0 when using TCLKC as an input pin.

TPU Channel 2 Setting	(2)	(1)	(2)	(1)	(1)	(2)
MD1, MD0	B'00		B'1x	B'10	B'11	
IOA3 to IOA0	B'0000 B'0001 to B'0100 B'0011 B'1xxx B'0101 to B'0111 B'0111		B'xx00	Other than B'xx00	Other than B'xx00	
CCLR1, CCLR0	—	—	—	—	Other than B'01	B'01
Output Function	_	Output compare output	—	PWM mode 1* output	PWM mode 2 output	—

[Legend] x: Don't care.

Note: * The output of the TIOCB2 pin is disabled.

• P13/TIOCB1/TCLKB pin

The pin function is switched as shown below according to the combination of the TPU channel 1 setting by the MD1 and MD0 bits in TMDR_1, IOB3 to IOB0 bits in TIOR_1, and CCLR1 and CCLR0 bits in TCR_1, the TPSC2 to TPSC0 bits in TCR_1 and TCR_2, and the PCR13 bit in PCR1.

TPU Channel 1 Setting	Next table (1)	Next table (2)		Next ta	ble (3)
PCR13		0	1	0	1
Pin Function	_	P13 input pin	P13 output pin	P13 input pin	P13 output pin
				TIOCB1	input pin
			TCLKB i	nput pin*	

Note: * When the TPSC2 to TPSC0 bits in TCR_1 or TCR_2 are set to B'101, the pin function becomes the TCLKB input pin.

Clear PCR13 to 0 when using TCLKB as an input pin.

TPU Channel 1 Setting	(2)	(3)	(1)		
MD1, MD0	B'00			B'10, B'01, B'11	
IOB3 to IOB0	B'0000	B'1xxx	B'0001 to B'0111	B'xxxx	
CCLR1, CCLR0	B'xx				
Output Function	— Setting prohibited				

• P12/TIOCA1/TCLKA pin

The pin function is switched as shown below according to the combination of the TPU channel 1 setting by the MD1 and MD0 bits in TMDR_1, IOA3 to IOA0 bits in TIOR_1, and CCLR1 and CCLR0 bits in TCR_1, the TPSC2 to TPSC0 bits in TCR_1 and TCR_2, and the PCR12 bit in PCR1.

TPU Channel 1 Setting	Next table (1)	Next table (2)		
PCR12	_	0	1	
Pin Function	TIOCA1 output pin	P12 input pin	P12 output pin	
	TIOCA1 input			
TCLKA input pin* ²				

Notes: 1. When the MD1 and MD0 bits are set to B'00 and the IOA3 bit to 1, the pin function becomes the TIOCA1 input pin. Clear PCR12 to 0 when using TIOCA1 as an input pin.

 When the TPSC2 to TPSC0 bits in TCR_1 or TCR_2 are set to B'100, the pin function becomes the TCLKA input pin.
 Clear PCP12 to 0 when using TCLKA as an input pin.

Clear PCR12 to 0 when using TCLKA as an input pin.

TPU Channel 1 Setting	(2)	(1)	(2)	(1)	(1)	(2)
MD1, MD0	B'00		B'1x	B'10	B'1	1
IOA3 to IOA0	B'0000 B'0001 to B'0100 B'0011 B'1xxx B'0101 to B'0101 B'0111		B'xx00	Other than B'xx00	Other than B'xx00	
CCLR1, CCLR0	_	—	—	—	Other than B'10	B'10
Output Function		Output compare output		PWM mode 1* output	PWM mode 2 output	_

[Legend] x: Don't care.

Note: * The output of the TIOCB1 pin is disabled.

• P11/AEVL pin

The pin function is switched as shown below according to the combination of the AEVL bit in PMR1 and PCR11 bit in PCR.

AEVL		0	1
PCR11	0	1	х
Pin Function	P11 input pin P11 output pin		AEVL input pin

[Legend] x: Don't care.

• P10/AEVH pin

The pin function is switched as shown below according to the combination of the AEVH bit in PMR1 and PCR10 bit in PCR.

AEVH		0	1
PCR10	0	1	х
Pin Function	P10 input pin	P10 output pin	AEVH input pin

[Legend] x: Don't care.

9.1.6 Input Pull-Up MOS

Port 1 has an on-chip input pull-up MOS function that can be controlled by software. When a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the input pull-up MOS for that pin. The input pull-up MOS function is in the off state after a reset.

(n = 6 to 0)

PCR1n		0	1
PUCR1n	0	1	x
Input Pull-Up MOS	Off	On	Off

9.2 Port 3

Port 3 is an I/O port also functioning as an SCI4 I/O pin, SCI3_2 I/O pin, IIC2 I/O pin, and RTC output pin. Figure 9.2 shows its pin configuration.




Figure 9.2 Port 3 Pin Configuration

Port 3 has the following registers.

- Port data register 3 (PDR3)
- Port control register 3 (PCR3)
- Port pull-up control register 3 (PUCR3)
- Port mode register 3 (PMR3)

9.2.1 Port Data Register 3 (PDR3)

PDR3 is a register that stores data of port 3.

Bit	Bit Name	Initial Value	R/W	Description
7	P37	0	R/W	If port 3 is read while PCR3 bits are set to 1, the values
6	P36	0	R/W	stored in PDR3 are read, regardless of the actual pin
5		1		states. If port 3 is read while PCR3 bits are cleared to 0, the pin states are read.
4	_	1	_	Bits 5 to 3 are reserved. These bits are always read as 1
3	—	1	—	and cannot be modified.
2	P32	0	R/W	
1	P31	0	R/W	
0	P30	0	R/W	

9.2.2 Port Control Register 3 (PCR3)

D:4		Initial Value	DAM	Description
Bit	Bit Name	Value	R/W	Description
7	PCR37	0	W	Setting a PCR3 bit to 1 makes the corresponding pin
6	PCR36	0	W	(P37, P36, P32 to P30) an output pin, while clearing the bit to 0 makes the pin an input pin. The settings in PCR3
5	_	1	_	and in PDR3 are valid when the corresponding pin is
4	_	1	_	designated as a general I/O pin.
3	_	1	_	PCR3 is a write-only register. These bits are always
2	PCR32	0	W	read as 1.
1	PCR31	0	W	Bits 5 to 3 are reserved. These bits cannot be modified.
0	PCR30	0	W	

PCR3 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 3.

9.2.3 Port Pull-Up Control Register 3 (PUCR3)

PUCR3 controls the pull-up MOS of the port 3 pins in bit units.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PUCR37	0	R/W	When a PCR3 bit is cleared to 0, setting the
6	PUCR36	0	R/W	corresponding PUCR3 bit to 1 turns on the pull-up MOS for the corresponding pin, while clearing the bit to 0
5	_	1		turns off the pull-up MOS.
4	_	1	_	Bits 5 to 1 are reserved. These bits are always read as 1
3	—	1	—	and cannot be modified.
2	—	1	_	
1	—	1	_	
0	PUCR30	0	R/W	

9.2.4 Port Mode Register 3 (PMR3)

Initial Value Bit **Bit Name** R/W Description 7 to 1 All 1 Reserved These bits are always read as 1 and cannot be modified. P30/SCK32/TMOW Pin Function Switch 0 TMOW 0 R/W Selects whether pin P30/SCK32/TMOW is used as P30/SCK32 or as TMOW 0: P30/SCK32 I/O pin 1: TMOW output pin

PMR3 controls the selection of functions for port 3 pins.

9.2.5 Pin Functions

The relationship between the register settings and the port functions is shown below.

• P37/SO4 pin

The pin function is switched as shown below according to the combination of the TE bit in SCR4 and PCR37 bit in PCR3.

TE* ¹		0*1	1 * ¹
PCR37	0 1		х
Pin Function	P37 input pin	P37 output pin	SO4 output pin* ²

[Legend] x: Don't care.

Notes: 1. Supported only by the F-ZTAT[™] version.

2. Only port function is available for the masked ROM version.

• P36/SI4 pin

The pin function is switched as shown below according to the combination of the RE bit in SCR4 and PCR36 bit in PCR3.

RE* ¹		0* ¹	1 * ¹
PCR36	0	1	х
Pin Function	P36 input pin	P36 output pin	SI4 input pin* ²

[Legend] x: Don't care.

Notes: 1. Supported only by the F-ZTAT[™] version.

- 2. Only port function is available for the masked ROM version.
- P32/TXD32/SCL pin

The pin function is switched as shown below according to the combination of the PCR32 bit in PCR3, ICE bit in ICRR1, TE bit in SCR32, and SPC32 bit in SPCR.

ICE		1		
SPC32		0	1	х
TE		х	х	х
PCR32	0	1	х	х
Pin Function	P32 input pin P32 output pin		TXD32 output pin*	SCL I/O pin

[Legend] x: Don't care.

Note: * If SPC32 is set to 1 and TE is cleared to 0, the mark state is entered and 1 is output from the TXD32 output pin.

• P31/RXD32/SDA pin

The pin function is switched as shown below according to the combination of the PCR31 bit in PCR3, ICE bit in ICCR1, and RE bit in SCR32.

ICE		1		
RE	()	1	х
PCR31	0 1		х	х
Pin Function	P31 input pin	P31 output pin	RXD32 output pin	SDA I/O pin

• P30/SCK32/TMOW pin

The pin function is switched as shown below according to the combination of the TMOW bit in PMR3, PCR30 bit in PCR3, CKE1 and CKE0 bits in SCR32, and COM bit in SMR32.

TMOW		1				
CKE1	0				1	x
CKE0	0 1				х	х
СОМ	0)	1	х	х	х
PCR30	0	1	x		х	x
Pin Function	P30 input pin	P30 output pin	SCK32 output pin		SCK32 input pin	TMOW output pin

[Legend] x: Don't care.

9.2.6 Input Pull-Up MOS

Port 3 has an on-chip input pull-up MOS function that can be controlled by software. When a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the input pull-up MOS for that pin. The input pull-up MOS function is in the off state after a reset.

(n = 7, 6, 0)

PCR3n		0	1
PUCR3n	0	1	x
Input Pull-Up MOS	Off	On	Off



9.3 Port 4

Port 4 is an I/O port also functioning as an SCI3_1 data I/O pin and timer F I/O pin. Figure 9.3 shows its pin configuration.




Figure 9.3 Port 4 Pin Configuration

Port 4 has the following registers.

- Port data register 4 (PDR4)
- Port control register 4 (PCR4)
- Port mode register 4 (PMR4)

9.3.1 Port Data Register 4 (PDR4)

PDR4 is a register that stores data of port 4.

Bit	Bit Name	Initial Value	R/W	Description
ы	Dit Name	value	K/W	Description
7 to 3	—	All 1	—	Reserved
				These bits are always read as 1 and cannot be modified.
2	P42	0	R/W	If port 4 is read while PCR4 bits are set to 1, the values
1	P41	0	R/W	stored in PDR4 are read, regardless of the actual pin
0	P40	0	R/W	states. If port 4 is read while PCR4 bits are cleared to 0, the pin states are read.

RENESAS

9.3.2 Port Control Register 4 (PCR4)

PCR4 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 4.


Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
2	PCR42	0	W	Setting a PCR4 bit to 1 makes the corresponding pin an
1	PCR41	0	W	output pin, while clearing the bit to 0 makes the pin an
0	PCR40	0	W	input pin. The settings in PCR4 and in PDR4 are valid when the corresponding pin is designated as a general I/O pin.
				PCR4 is a write-only register. These bits are always read as 1.



9.3.3 Port Mode Register 4 (PMR4)

PMR4 controls the selection of functions for port 4 pins.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
2	TMOFH	0	R/W	P42/TXD31/IrTXD/TMOFH Pin Function Switch
				Selects whether pin P42/TXD31/IrTXD/TMOFH is used as P42 or TXD31/IrTXD, or as TMOFH.
				0: P42 I/O pin or TXD31/IrTXD output pin
				1: TMOFH output pin
1	TMOFL	0	R/W	P41/RXD31/IrRXD/TMOFL Pin Function Switch
				Selects whether pin P41/RXD31/IrRXD/TMOFL is used as P41 or RXD31/IrRXD, or as TMOFL.
				0: P41 I/O pin or RXD31/IrRXD input pin
				1: TMOFL output pin
0	TMIF	0	R/W	P40/SCK31/TMIF Pin Function Switch
				Selects whether pin P40/SCK31/TMIF is used as P40/SCK31 or as TMIF.
				0: P40/SCK31 I/O pin
				1: TMIF output pin



9.3.4 Pin Functions

The relationship between the register settings and the port functions is shown below.

• P42/TXD31/IrTXD/TMOFH pin

The pin function is switched as shown below according to the combination of the TMOFH bit in PMR4, PCR42 bit in PCR4, IrE bit in IrCR, TE bit in SCR3, and SPC31 bit in SPCR.

TMOFH		1			
SPC31	()		х	
TE	>	ĸ	>	х	
IrE	>	ĸ	0	1	х
PCR42	0	1	x	х	х
Pin Function	P42 input pin	P42 output pin	TXD31 output pin*	IrTXD output pin*	TMOFH output pin

[Legend] x: Don't care.

Note: * If SPC31 is set to 1 and TE is cleared to 0, the mark state is entered, 1 is output from the TXD32 output pin, and 0 is output from the IrTXD pin.

• P41/RXD31/IrRXD/TMOFL pin

The pin function is switched as shown below according to the combination of the TMOFL bit in PMR4, PCR41 bit in PCR4, IrE bit in IrCR, and RE bit in SCR3.

TMOFL		1			
RE	()	1	x	
IrE	>	κ	0	1	х
PCR41	0	0 1		х	х
Pin Function	P41 input pin	P41 output pin	RXD31 input pin	IrRXD input pin	TMOFL output pin

• P40/SCK31/TMIF pin

The pin function is switched as shown below according to the combination of the TMIF bit in PMR4, PCR40 bit in PCR4, CKE1 and CKE0 bits in SCR3, and COM bit in SMR3.

TMIF	0						1
CKE1	0					1	х
CKE0	0			1	0	1	х
СОМ	0		1	х	х	х	х
PCR40	0	1	х		х	х	х
Pin Function	P40 input pin	P40 output pin	SCK31 output pin		SCK31 input pin	Setting prohibited	TMIF input pin

[Legend] x: Don't care.

9.4 Port 5

Port 5 is an I/O port also functioning as a wakeup interrupt input pin and LCD segment output pin. Figure 9.4 shows its pin configuration.




Figure 9.4 Port 5 Pin Configuration

RENESAS

Port 5 has the following registers.

- Port data register 5 (PDR5)
- Port control register 5 (PCR5)
- Port pull-up control register 5 (PUCR5)
- Port mode register 5 (PMR5)

9.4.1 Port Data Register 5 (PDR5)

Bit	Bit Name	Initial Value	R/W	Description
7	P57	0	R/W	If port 5 is read while PCR5 bits are set to 1, the values
6	P56	0	R/W	stored in PDR5 are read, regardless of the actual pin states. If port 5 is read while PCR5 bits are cleared to 0,
5	P55	0	R/W	the pin states are read.
4	P54	0	R/W	
3	P53	0	R/W	
2	P52	0	R/W	
1	P51	0	R/W	
0	P50	0	R/W	

PDR5 is a register that stores data of port 5.

9.4.2 Port Control Register 5 (PCR5)

PCR5 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 5.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR57	0	W	Setting a PCR5 bit to 1 makes the corresponding pin an
6	PCR56	0	W	output pin, while clearing the bit to 0 makes the pin an
5	PCR55	0	W	input pin. The settings in PCR5 and in PDR5 are valid when the corresponding pin is designated as a general
4	PCR54	0	W	I/O pin.
3	PCR53	0	W	PCR5 is a write-only register. These bits are always
2	PCR52	0	W	read as 1.
1	PCR51	0	W	
0	PCR50	0	W	

9.4.3 Port Pull-Up Control Register 5 (PUCR5)

Bit	Bit Name	Initial Value	R/W	Description
7	PUCR57	0	R/W	When a PCR5 bit is cleared to 0, setting the
6	PUCR56	0	R/W	corresponding PUCR5 bit to 1 turns on the pull-up MOS for the corresponding pin, while clearing the bit to 0
5	PUCR55	0	R/W	turns off the pull-up MOS.
4	PUCR54	0	R/W	
3	PUCR53	0	R/W	
2	PUCR52	0	R/W	
1	PUCR51	0	R/W	
0	PUCR50	0	R/W	

PUCR5 controls the pull-up MOS of the port 5 pins in bit units.

9.4.4 Port Mode Register 5 (PMR5)

PMR5 controls the selection of functions for port 5 pins.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	WKP7	0	R/W	P5n/WKPn/SEGn+1 Pin Function Switch
6	WKP6	0	R/W	When pin P5n/WKPn/SEGn+1 is not used as SEGn+1,
5	WKP5	0	R/W	these bits select whether the pin is used as P5n or WKPn.
4	WKP4	0	R/W	0: P5n I/O pin
3	WKP3	0	R/W	1: WKPn input pin
2	WKP2	0	R/W	
1	WKP1	0	R/W	(n = 7 to 0)
0	WKP0	0	R/W	

RENESAS

Note: For use as SEGn+1, see section 19.3.1, LCD Port Control Register (LPCR).

9.4.5 Pin Functions

The relationship between the register settings and the port functions is shown below.

• P57/WKP7/SEG8 to P54/WKP4/SEG5 pins

The pin function is switched as shown below according to the combination of the WKPn bit in PMR5, PCR5n bit in PCR5, and SGS3 to SGS0 bits in LPCR.

(n = 7 to 4)
-------------	---

SGS3 to SGS0		'0010, B'0011 10, B'0111, B'	, ,	B'0010, B'0011, B'0100, B'0101, B'0110, B'0111, B'1000, B'1001
WKPn	()	1	Х
PCR5n	0 1		Х	x
Pin Function	P5n input P5n output pin pin		WKPn input pin	SEGn+1 output pin

[Legend] x: Don't care.

• P53/WKP3/SEG4 to P50/WKP0/SEG1 pins

The pin function is switched as shown below according to the combination of the WKPm bit in PMR5, PCR5m bit in PCR5, and SGS3 to SGS0 bits in LPCR.

(m = 3 to 0)

				(11 – 8 18 8)
SGS3 to SGS0		n B'0001, B'00 01, B'0110, B	10, B'0011, '0111, B'1000	B'0001, B'0010, B'0011, B'0100, B'0101, B'0110, B'0111, B'1000
WKPm	()	1	x
PCR5m	0 1		х	х
Pin Function	P5m input P5m pin output pin		WKPm input pin	SEGm+1 output pin

9.4.6 Input Pull-Up MOS

Port 5 has an on-chip input pull-up MOS function that can be controlled by software. When the PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the input pull-up MOS for that pin. The input pull-up MOS function is in the off state after a reset.

(n = 7 to 0)

PCR5n		0	1
PUCR5n	0	1	x
Input Pull-Up MOS	Off	On	Off

[Legend] x: Don't care.

9.5 Port 6

Port 6 is an I/O port also functioning as an LCD segment output pin. Figure 9.5 shows its pin configuration.




Figure 9.5 Port 6 Pin Configuration

RENESAS

Port 6 has the following registers.

- Port data register 6 (PDR6)
- Port control register 6 (PCR6)
- Port pull-up control register 6 (PUCR6)

9.5.1 Port Data Register 6 (PDR6)

Bit	Bit Name	Initial Value	R/W	Description
7	P67	0	R/W	If port 6 is read while PCR6 bits are set to 1, the values
6	P66	0	R/W	stored in PDR6 are read, regardless of the actual pin
5	P65	0	R/W	states. If port 6 is read while PCR6 bits are cleared to 0, the pin states are read.
4	P64	0	R/W	
3	P63	0	R/W	
2	P62	0	R/W	
1	P61	0	R/W	
0	P60	0	R/W	

PDR6 is a register that stores data of port 6.

9.5.2 Port Control Register 6 (PCR6)

PCR6 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 6.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR67	0	W	Setting a PCR6 bit to 1 makes the corresponding pin an
6	PCR66	0	W	output pin, while clearing the bit to 0 makes the pin an
5	PCR65	0	W	input pin. The settings in PCR6 and in PDR6 are valid when the corresponding pin is designated as a general
4	PCR64	0	W	I/O pin.
3	PCR63	0	W	PCR6 is a write-only register. These bits are always
2	PCR62	0	W	read as 1.
1	PCR61	0	W	
0	PCR60	0	W	

9.5.3 Port Pull-Up Control Register 6 (PUCR6)

Bit	Bit Name	Initial Value	R/W	Description
7	PUCR67	0	R/W	When a PCR6 bit is cleared to 0, setting the
6	PUCR66	0	R/W	corresponding PUCR6 bit to 1 turns on the pull-up MOS for the corresponding pin, while clearing the bit to 0
5	PUCR65	0	R/W	turns off the pull-up MOS.
4	PUCR64	0	R/W	
3	PUCR63	0	R/W	
2	PUCR62	0	R/W	
1	PUCR61	0	R/W	
0	PUCR60	0	R/W	

PUCR6 controls the pull-up MOS of the port 6 pins in bit units.

9.5.4 Pin Functions

The relationship between the register settings and the port functions is shown below.

• P67/SEG16 to P64/SEG13 pins

The pin function is switched as shown below according to the combination of the PCR6n bit in PCR6 and SGS3 to SGS0 bits in LPCR.

(n = 7 to 4)

SGS3 to SGS0	Other than B'0100, B B'0111, B'1000, B'10	, ,	B'0100, B'0101, B'0110, B'0111, B'1000, B'1001, B'1010, B'1011
PCR6n	0	1	x
Pin Function	P6n input pin	P6n output pin	SEGn+9 output pin

• P63/SEG12 to P60/SEG9 pins

The pin function is switched as shown below according to the combination of the PCR6m bit in PCR6 and SGS3 to SGS0 bits in LPCR.

(m = 3 to 0)

SGS3 to SGS0	Other than B'0011, B'0110, B'0111, B'1	B'0100, B'0101, 000, B'1001, B'1010	B'0011, B'0100, B'0101, B'0110, B'0111, B'1000, B'1001, B'1010
PCR6m	0	1	x
Pin Function	P6m input pin	P6m output pin	SEGm+9 output pin

[Legend] x: Don't care.

9.5.5 Input Pull-Up MOS


Port 6 has an on-chip input pull-up MOS function that can be controlled by software. When the PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the input pull-up MOS for that pin. The input pull-up MOS function is in the off state after a reset.


			(n = 7 to 0)
PCR6n	()	1
PUCR6n	0	1	х
Input Pull-Up MOS	Off	On	Off



9.6 Port 7

Port 7 is an I/O port also functioning as an LCD segment output pin. Figure 9.6 shows its pin configuration.





Port 7 has the following registers.

- Port data register 7 (PDR7)
- Port control register 7 (PCR7)

9.6.1 Port Data Register 7 (PDR7)

PDR7 is a register that stores data of port 7.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	P77	0	R/W	If port 7 is read while PCR7 bits are set to 1, the values
6	P76	0	R/W	stored in PDR7 are read, regardless of the actual pin
5	P75	0	R/W	states. If port 7 is read while PCR7 bits are cleared to 0, the pin states are read.
4	P74	0	R/W	
3	P73	0	R/W	
2	P72	0	R/W	
1	P71	0	R/W	
0	P70	0	R/W	

9.6.2 Port Control Register 7 (PCR7)

Bit	Bit Name	Initial Value	R/W	Description
7	PCR77	0	W	Setting a PCR7 bit to 1 makes the corresponding pin an
6	PCR76	0	W	output pin, while clearing the bit to 0 makes the pin an
5	PCR75	0	W	input pin. The settings in PCR7 and in PDR7 are valid when the corresponding pin is designated as a general
4	PCR74	0	W	I/O pin.
3	PCR73	0	W	PCR7 is a write-only register. These bits are always
2	PCR72	0	W	read as 1.
1	PCR71	0	W	
0	PCR70	0	W	

PCR7 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 7.

9.6.3 Pin Functions

The relationship between the register settings and the port functions is shown below.

• P77/SEG24 to P74/SEG21 pins

The pin function is switched as shown below according to the combination of the PCR7n bit in PCR7 and SGS3 to SGS0 bits in LPCR.

(n = 7 to 4)

			(
SGS3 to SGS0	Other than B'0110, B'1001, B'1010, B'1	B'0111, B'1000, 011, B'1100, B'1101	B'0110, B'0111, B'1000, B'1001, B'1010, B'1011, B'1100, B'1101		
PCR7n	0	1	x		
Pin Function	P7n input pin	P7n output pin	SEGn+17 output pin		

• P73/SEG20 to P70/SEG17 pins

The pin function is switched as shown below according to the combination of the PCR7m bit in PCR7 and SGS3 to SGS0 bits in LPCR.

(m = 3 to 0)

SGS3 to SGS0	Other than B'0101, B' B'1000, B'1001, B'10 ⁻	, ,	B'0101, B'0110, B'0111, B'1000, B'1001, B'1010, B'1011, B'1100
PCR7m	0	1	x
Pin Function	P7m input pin	P7m output pin	SEGm+17 output pin

[Legend] x: Don't care.

9.7 Port 8

Port 8 is an I/O port also functioning as an LCD segment output pin. Figure 9.7 shows its pin configuration.




Figure 9.7 Port 8 Pin Configuration

Port 8 has the following registers.

- Port data register 8 (PDR8)
- Port control register 8 (PCR8)

9.7.1 Port Data Register 8 (PDR8)

Bit	Bit Name	Initial Value	R/W	Description
7	P87	0	R/W	If port 8 is read while PCR8 bits are set to 1, the values
6	P86	0	R/W	stored in PDR8 are read, regardless of the actual pin
5	P85	0	R/W	states. If port 8 is read while PCR8 bits are cleared to 0, the pin states are read.
4	P84	0	R/W	
3	P83	0	R/W	
2	P82	0	R/W	
1	P81	0	R/W	
0	P80	0	R/W	

PDR8 is a register that stores data of port 8.

9.7.2 Port Control Register 8 (PCR8)

PCR8 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 8.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR87	0	W	Setting a PCR8 bit to 1 makes the corresponding pin
6	PCR86	0	W	(P87 to P80) an output pin, while clearing the bit to 0
5	PCR85	0	W	makes the pin an input pin. The settings in PCR8 and in PDR8 are valid when the corresponding pin is
4	PCR84	0	W	designated as a general I/O pin.
3	PCR83	0	W	PCR8 is a write-only register. These bits are always
2	PCR82	0	W	read as 1.
1	PCR81	0	W	
0	PCR80	0	W	

9.7.3 Pin Functions

The relationship between the register settings and the port functions is shown below.

• P87/SEG32 to P84/SEG29 pins

The pin function is switched as shown below according to the combination of the PCR8n bit in PCR8 and SGS3 to SGS0 bits in LPCR.

(n = 7 to 4)

			(
SGS3 to SGS0	Other than B'1000, B B'1011, B'1100, B'11		B'1000, B'1001, B'1010, B'1011, B'1100, B'1101, B'1110, B'1111
PCR8n	0	1	x
Pin Function	P8n input pin	P8n output pin	SEGn+25 output pin


[Legend] x: Don't care.

• P83/SEG28 to P80/SEG25 pins

The pin function is switched as shown below according to the combination of the PCR8m bit in PCR8 and SGS3 to SGS0 bits in LPCR.

(m = 3 to 0)

SGS3 to SGS0	Other than B'0111, B B'1010, B'1011, B'11	, ,	B'0111, B'1000, B'1001, B'1010, B'1011, B'1100, B'1101, B'1110
PCR8m	0	1	x
Pin Function	P8m input pin	P8m output pin	SEGm+25 output pin



9.8 Port 9

Port 9 is an I/O port also functioning as an external interrupt input pin and PWM output pin. Figure 9.8 shows its pin configuration.




Figure 9.8 Port 9 Pin Configuration

Port 9 has the following registers.

- Port data register 9 (PDR9)
- Port control register 9 (PCR9)
- Port mode register 9 (PMR9)

9.8.1 Port Data Register 9 (PDR9)

PDR9 is a register that stores data of port 9.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
3	P93	1	R/W	If port 9 is read while PCR9 bits are set to 1, the values
2	P92	1	R/W	stored in PDR9 are read, regardless of the actual pin states. If port 9 is read while PCR9 bits are cleared to 0,
1	P91	1	R/W	the pin states are read.
0	P90	1	R/W	

9.8.2 Port Control Register 9 (PCR9)

Bit	Bit Name	Initial Value	R/W	Description			
7 to 4		All 1		- Reserved			
				These bits are always read as 1 and cannot be modified.			
3	PCR93	0	W	Setting a PCR9 bit to 1 makes the corresponding pin an			
2	PCR92	0	W	output pin, while clearing the bit to 0 makes the pin an			
1	PCR91	0	W	input pin. The settings in PCR9 and in PDR9 are valid when the corresponding pin is designated as a general			
0	PCR90	0	W	I/O pin.			
				PCR9 is a write-only register. These bits are always read as 1.			

PCR9 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 9.

9.8.3 Port Mode Register 9 (PMR9)

PMR9 controls the selection of functions for port 9 pins.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
3	_	0	R/W	Reserved
				Although this bit is readable/writable, 1 should not be written to this bit.
2	IRQ4	0	R/W	P92/IRQ4 Pin Function Switch
				Selects whether pin P92/ $\overline{IRQ4}$ is used as P92 or as $\overline{IRQ4}$.
				0: P92 I/O pin
				1: IRQ4 input pin

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
1	PWM2	0	R/W	P9n/PWMn+1 Pin Function Switch
0	PWM1	0	R/W	Select whether pin P9n/PWMn+1 is used as P9n or as PWMn+1. (n = 1, 0)
				0: P9n I/O pin
				1: PWMn+1 output pin

9.8.4 Pin Functions

The relationship between the register settings and the port functions is shown below.

• P93 pin

The pin function is switched as shown below according to the PCR93 bit in PCR9.

PCR93	0	1
Pin Function	P93 input pin	P93 output pin

• P92/IRQ4 pin

The pin function is switched as shown below according to the combination of the IRQ4 bit in PMR9 and PCR92 bit in PCR9.

IRQ4		0	1		
PCR92	0	1	0	1	
Pin Function	P92 input pin	P92 output pin	IRQ4 input pin	Setting prohibited	

• P91/PWM2, P90/PWM1 pins

The pin function is switched as shown below according to the combination of the PWMn+1 bit in PMR9 and PCR9n bit in PCR9.

(n = 1, 0)

PWMn+1	()	1	
PCR9n	0 1		x	
Pin Function	P9n input pin	P9n output pin	PWMn+1 output pin	

9.9 Port A

Port A is an I/O port also functioning as an LCD common output pin. Figure 9.9 shows its pin configuration.




Figure 9.9 Port A Pin Configuration


Port A has the following registers.

- Port data register A (PDRA)
- Port control register A (PCRA)

9.9.1 Port Data Register A (PDRA)

PDRA is a register that stores data of port A.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
3	PA3	0	R/W	If port A is read while PCRA bits are set to 1, the values
2	PA2	0	R/W	stored in PDRA are read, regardless of the actual pin states. If port A is read while PCRA bits are cleared to 0,
1	PA1	0	R/W	the pin states are read.
0	PA0	0	R/W	



9.9.2 Port Control Register A (PCRA)

Bit	Bit Name	Initial Value	R/W	Description
7 to 4		All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
3	PCRA3	0	W	Setting a PCRA bit to 1 makes the corresponding pin an
2	PCRA2	0	W	output pin, while clearing the bit to 0 makes the pin an
1	PCRA1	0	W	input pin. The settings in PCRA and in PDRA are valid when the corresponding pin is designated as a general
0	PCRA0	0	W	I/O pin.
				PCRA is a write-only register. These bits are always read as 1.

PCRA selects inputs/outputs in bit units for pins to be used as general I/O ports of port A.

9.9.3 Pin Functions

The relationship between the register settings and the port functions is shown below.

• PA3/COM4 pin

The pin function depends on bit PCRA3 in PCRA and bits DTS1 and DTS0, bit CMX, and bits SGS3 to SGS0 in LPCR.

DTS1 to DTS0, CMX	x		Other than B'000, B'010, B'10*	B'000, B'010, B'10*	
SGS3 to SGS0	B'0000		Other than B'0000		
PCRA3	0	1	х	0	1
Pin Function	PA3 input pin*1	PA3 output pin*1	COM4 output pin	Leave open* ²	Leave open* ²

- Note: 1. The board power supply level is Vcc.
 - 2. The board power supply level is the LCD drive power supply voltage level.

• PA2/COM3 pin

The pin function depends on bit PCRA2 in PCRA and bits DTS1 and DTS0, bit CMX, and bits SGS3 to SGS0 in LPCR.

DTS1 to DTS0, CMX	x		Other than B'000, B'010	B'000, B'010	
SGS3 to SGS0	B'0000		Other than B'0000		
PCRA2	0	1	х	0	1
Pin Function	PA2 input pin*1	PA2 output pin*1	COM3 output pin	Leave open* ²	Leave open* ²

[Legend] x: Don't care.

Note: 1. The board power supply level is Vcc.

- 2. The board power supply level is the LCD drive power supply voltage level.
- PA1/COM2 pin

The pin function depends on bit PCRA1 in PCRA and bits DTS1 and DTS0, bit CMX, and bits SGS3 to SGS0 in LPCR.

DTS1 to DTS0, CMX	x		Other than B'000	B'000	
SGS3 to SGS0	B'0	000	Other than B'0000		
PCRA1	0	1	х	0	1
Pin Function	PA1 input pin*1	PA1 output pin* ¹	COM2 output pin	Leave open* ²	Leave open* ²

[Legend] x: Don't care.

- Note: 1. The board power supply level is Vcc.
 - 2. The board power supply level is the LCD drive power supply voltage level.
- PA0/COM1 pin

The pin function depends on bit PCRA0 in PCRA and bits DTS1 and DTS0, bit CMX, and bits SGS3 to SGS0 in LPCR.

DTS1 to DTS0, CMX	X		
SGS3 to SGS0	B'0000		Other than B'0000
PCRA0	0	1	x
Pin Function	PA0 input pin PA0 output pin COM1 output		

RENESAS

9.10 Port B

Port B is an input-only port also functioning as an interrupt input pin and analog input pin. Figure 9.10 shows its pin configuration.




Figure 9.10 Port B Pin Configuration

Port B has the following registers.

- Port data register B (PDRB)
- Port mode register B (PMRB)

9.10.1 Port Data Register B (PDRB)

PDRB is a register that stores data of port B.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PB7	Undefined	R	Reading PDRB always gives the pin states. However, if
6	PB6	Undefined	R	a port B pin is selected as an analog input channel by the CH3 to CH0 bits in AMR of the A/D converter or the
5	PB5	Undefined	R	AIN1, that pin is read as 0 regardless of the input
4	PB4	Undefined	R	voltage.
3	PB3	Undefined	R	
2	PB2	Undefined	R	
1	PB1	Undefined	R	
0	PB0	Undefined	R	

9.10.2 Port Mode Register B (PMRB)

PMRB controls the selection of the port B pin functions.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
4	ADTSTCHG	0	R/W	TEST/ADTRG Pin Function Switch
				Selects whether pin TEST/ADTRG is used as TEST or as ADTRG.
				0: TEST pin
				1: ADTRG input pin
				For details on the setting of the ADTRG input pin, refer to section 18.4.2, External Trigger Input Timing.
3		1	_	Reserved
				This bit is always read as 1 and cannot be modified.
2	IRQ3	0	R/W	PB2/AN2/IRQ3 Pin Function Switch
				Selects whether pin PB2/AN2/IRQ3 is used as PB2/AN2 or as IRQ3.
				0: PB2/AN2 input pin
				1: IRQ3 input pin
1	IRQ1	0	R/W	PB1/AN1/IRQ1 Pin Function Switch
				Selects whether pin PB1/AN1/IRQ1 is used as PB1/AN1 or as IRQ1.
				0: PB1/AN1 input pin
				1: IRQ1 input pin
0	IRQ0	0	R/W	PB0/AN0/IRQ0 Pin Function Switch
				Selects whether pin PB0/AN0/ $\overline{IRQ0}$ is used as PB0/AN0 or as $\overline{IRQ0}$.
				0: PB0/AN0 input pin
				1: IRQ0 input pin

9.10.3 Pin Functions

The relationship between the register settings and the port functions is shown below.

• PB7/AN7 pin

The pin function is switched as shown below according to the CH3 to CH0 bits in AMR.

CH3 to CH0	Other than B'1011	B'1011
Pin Function	PB7 input pin	AN7 input pin

• PB6/AN6 pin

The pin function is switched as shown below according to the CH3 to CH0 bits in AMR.

CH3 to CH0	Other than B'1010	B'1010
Pin Function	PB6 input pin	AN6 input pin

• PB5/AN5 pin

The pin function is switched as shown below according to the CH3 to CH0 bits in AMR.

CH3 to CH0	Other than B'1001	B'1001
Pin Function	PB5 input pin	AN5 input pin

• PB4/AN4 pin

The pin function is switched as shown below according to the CH3 to CH0 bits in AMR.

CH3 to CH0	Other than B'1000	B'1000
Pin Function	PB4 input pin	AN4 input pin

• PB3/AN3 pin

The pin function is switched as shown below according to the CH3 to CH0 bits in AMR.

CH3 to CH0	Other than B'0111	B'0111
Pin Function	PB3 input pin	AN3 input pin

• PB2/AN2/IRQ3 pin

The pin function is switched as shown below according to the combination of the CH3 to CH0 bits in AMR and IRQ3 bit in PMRB.

IRQ3	0		1
CH3 to CH0	Other than B'0110 B'0110		х
Pin Function	PB2 input pin	AN2 input pin	IRQ3 input pin

[Legend] x: Don't care.

• PB1/AN1/IRQ1 pin

The pin function is switched as shown below according to the combination of the CH3 to CH0 bits in AMR and IRQ1 bit in PMRB.

IRQ1	0		1
CH3 to CH0	Other than B'0101	B'0101	x
Pin Function	PB1 input pin	AN1 input pin	IRQ1 input pin

[Legend] x: Don't care.

• PB0/AN0/IRQ0 pin

The pin function is switched as shown below according to the combination of the CH3 to CH0 bits in AMR and IRQ0 bit in PMRB.


IRQ0	0		1
CH3 to CH0	Other than B'0100	B'0100	x
Pin Function	PB0 input pin	AN0 input pin	IRQ0 input pin

9.11 Input/Output Data Inversion

9.11.1 Serial Port Control Register (SPCR)

SPCR switches input/output data inversion of the RXD (IrRXD) and TXD (IrTXD) pins.

Figure 9.11 shows a input/output data inversion function.





Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
5	SPC32	0	R/W	P32/TXD32/SCL Pin Function Switch
				Selects whether pin P32/TXD32/SCL is used as P32/SCL or as TXD32.
				0: P32/SCL I/O pin
				1: TXD32 output pin*
				Note: * Set the TE32 bit in SCR32 after setting this bit to 1.

Bit	Bit Name	Initial Value	R/W	Description
4	SPC31	0	R/W	P42/TXD31/IrTXD/TMOFH Pin Function Switch
				Selects whether pin P42/TXD31/IrTXD/TMOFH is used as P42/TMOFH or as TXD31/IrTXD.
				0: P42 I/O pin or TMOFH output pin
				1: TXD31/IrTXD output pin*
				Note: * Set the TE bit in SCR3 after setting this bit to 1.
3	SCINV3	0	R/W	TXD32 Pin Output Data Inversion Switch
				Specifies whether the output data polarity of the TXD32 pin is to be inverted or not.
				0: TXD32 output data is not inverted
				1: TXD32 output data is inverted
2	SCINV2	0	R/W	RXD32 Pin Input Data Inversion Switch
				Specifies whether the input data polarity of the RXD32 pin is to be inverted or not.
				0: RXD32 input data is not inverted
				1: RXD32 input data is inverted
1	SCINV1	0	R/W	TXD31/IrTXD Pin Output Data Inversion Switch
				Specifies whether the output data polarity of the TXD31/IrTXD pin is to be inverted or not.
				0: TXD31/IrTXD output data is not inverted
				1: TXD31/IrTXD output data is inverted
0	SCINV0	0	R/W	RXD31/IrRXD Pin Input Data Inversion Switch
				Specifies whether the input data polarity of the RXD31/IrRXD pin is to be inverted or not.
				0: RXD31/IrRXD input data is not inverted
				1: RXD31/IrRXD input data is inverted
Noto:	When the cor	ial part or	ntrol rogi	ster is modified, the data being input or output up to that

Note: When the serial port control register is modified, the data being input or output up to that point is inverted immediately after the modification, and an invalid data change is input or output. When modifying the serial port control register, modification must be made in a state in which data changes are invalidated.



9.12 Usage Notes

9.12.1 How to Handle Unused Pin

If an I/O pin not used by the user system is floating, pull it up or down.

- If an unused pin is an input pin, it is recommended to handle it in one of the following ways:
 - Pull it up to Vcc with an on-chip pull-up MOS.
 - Pull it up to Vcc with an external resistor of approximately $100 \text{ k}\Omega$.
 - Pull it down to Vss with an external resistor of approximately 100 k Ω .
 - For a pin also used by the A/D converter, pull it up to AVcc. With an external resistor of approximately 100 k Ω .
- If an unused pin is an output pin, it is recommended to handle it in one of the following ways:
 - Set the output of the unused pin to high and pull it up to Vcc with an external resistor of approximately 100 k Ω .
 - Set the output of the unused pin to low and pull it down to GND with an external resistor of approximately 100 k Ω .



Section 10 Realtime Clock (RTC)

The realtime clock (RTC) is a timer used to count time ranging from a second to a week. Interrupts can be generated ranging from 0.25 seconds to a week. Figure 10.1 shows the block diagram of the RTC.

10.1 Features

- Counts seconds, minutes, hours, and day-of-week
- Start/stop function
- Reset function
- Readable/writable counter of seconds, minutes, hours, and day-of-week with BCD codes
- Periodic (0.25 seconds, 0.5 seconds, one second, minute, hour, day, and week) interrupts
- 8-bit free running counter
- Selection of clock source
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)




Figure 10.1 Block Diagram of RTC

10.2 Input/Output Pin

Table 10.1 shows the RTC input/output pin.

Table 10.1 Pin Configuration

Name	Abbreviation	I/O	Function
Clock output	TMOW	Output	RTC divided clock output

10.3 Register Descriptions

The RTC has the following registers.

- Second data register/free running counter data register (RSECDR)
- Minute data register (RMINDR)
- Hour data register (RHRDR)
- Day-of-week data register (RWKDR)
- RTC control register 1 (RTCCR1)
- RTC control register 2 (RTCCR2)
- Clock source select register (RTCCSR)
- RTC Interrupt flag register (RTCFLG)



10.3.1 Second Data Register/Free Running Counter Data Register (RSECDR)

RSECDR counts the BCD-coded second value. The setting range is decimal 00 to 59. It is an 8-bit read register used as a counter, when it operates as a free running counter. For more information on reading seconds, minutes, hours, and day-of-week, see section 10.4.3, Data Reading Procedure.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	BSY	_	R	RTC Busy
				This bit is set to 1 when the RTC is updating (operating) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.
6	SC12	_	R/W	Counting Ten's Position of Seconds
5	SC11		R/W	Counts on 0 to 5 for 60-second counting.
4	SC10		R/W	
3	SC03	_	R/W	Counting One's Position of Seconds
2	SC02	_	R/W	Counts on 0 to 9 once per second. When a carry is
1	SC01	_	R/W	generated, 1 is added to the ten's position.
0	SC00	_	R/W	

10.3.2 Minute Data Register (RMINDR)

RMINDR counts the BCD-coded minute value on the carry generated once per minute by the RSECDR counting. The setting range is decimal 00 to 59.

		Initial						
Bit	Bit Name	Value	R/W	Description				
7	BSY	—	R	RTC Busy				
				This bit is set to 1 when the RTC is updating (operating) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.				
6	MN12		R/W	Counting Ten's Position of Minutes				
5	MN11	—	R/W Counts on 0 to 5 for 60-minute counting.					
4	MN10	—	R/W					
3	MN03		R/W	Counting One's Position of Minutes				
2	MN02	—	R/W	Counts on 0 to 9 once per minute. When a carry is				
1	MN01	—	R/W	generated, 1 is added to the ten's position.				
0	MN00	_	R/W					

10.3.3 Hour Data Register (RHRDR)

RHRDR counts the BCD-coded hour value on the carry generated once per hour by RMINDR. The setting range is either decimal 00 to 11 or 00 to 23 by the selection of the 12/24 bit in RTCCR1.


Bit	Bit Name	Initial Value	R/W	Description	
		value	-	Description	
7	BSY	—	R	RTC Busy	
				This bit is set to 1 when the RTC is updating (operating) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.	
6	—	0	_	Reserved	
				This bit is always read as 0.	
5	HR11	_	R/W	Counting Ten's Position of Hours	
4	HR10	_	R/W	Counts on 0 to 2 for ten's position of hours.	
3	HR03	_	R/W	Counting One's Position of Hours	
2	HR02	—	R/W	Counts on 0 to 9 once per hour. When a carry is	
1	HR01	_	R/W	generated, 1 is added to the ten's position.	
0	HR00	_	R/W		



10.3.4 Day-of-Week Data Register (RWKDR)

RWKDR counts the BCD-coded day-of-week value on the carry generated once per day by RHRDR. The setting range is decimal 0 to 6 using bits WK2 to WK0.

Bit	Bit Name	Initial Value	R/W	Description			
7	BSY	_	R	RTC Busy			
				This bit is set to 1 when the RTC is updating (operating) the values of second, minute, hour, and day-of-week data registers. When this bit is 0, the values of second, minute, hour, and day-of-week data registers must be adopted.			
6 to 3	_	All 0	_	Reserved			
_				These bits are always read as 0.			
2	WK2	_	R/W	Day-of-Week Counting			
1	WK1	_	R/W	Day-of-week is indicated with a binary code			
0	WK0	_	R/W	000: Sunday			
				001: Monday			
				010: Tuesday			
				011: Wednesday			
				100: Thursday			
				101: Friday			
				110: Saturday			
				111: Setting prohibited			




10.3.5 RTC Control Register 1 (RTCCR1)

RTCCR1 controls start/stop and reset of the clock timer. For the definition of time expression, see figure 10.2.

		Initial		- · · ·
Bit	Bit Name	Value	R/W	Description
7	RUN	—	R/W	RTC Operation Start
				0: Stops RTC operation
				1: Starts RTC operation
6	12/24	_	R/W	Operating Mode
				0: RTC operates in 12-hour mode. RHRDR counts on 0 to 11.
				1: RTC operates in 24-hour mode. RHRDR counts on 0 to 23.
5	PM	_	R/W	A.m./P.m.
				0: Indicates a.m. when RTC is in the 12-hour mode.
				1: Indicates p.m. when RTC is in the 12-hour mode.
4	RST	0	R/W	Reset
				0: Normal operation
				1: Resets registers and control circuits except RTCCSR and this bit. Clear this bit to 0 after having been set to 1.
3	—	0	R/W*	Reserved
2 to 0	—	All 0	—	Reserved
				These bits are always read as 0.

Note: * Only 0 can be written to this bit.

	Noon																	
24-hour count	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
12-hour count	0	1	2	3	4	5	6	7	8	9	10	11	0	1	2	3	4	5
PM					0	(Mo	ornir	ng)					1 (Afternoon)					
24-hour count	18	19	20	21	22	23	0											
12-hour count	6	7	8	9	10	11	0											
PM		1 (Afternoon) 0																



10.3.6 RTC Control Register 2 (RTCCR2)

.

RTCCR2 controls RTC periodic interrupts of week, day, hour, minute, one second, 0.5 seconds, and 0.25 seconds. Enabling interrupts of week, day, hour, minute, one second, 0.5 seconds, and 0.25 seconds sets the corresponding flag to 1 in the RTC interrupt flag register (RTCFLG) when an interrupt occurs. It also controls an overflow interrupt of a free running counter when RTC operates as a free running counter.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	FOIE	_	R/W	Free Running Counter Overflow Interrupt Enable
				0: Disables an overflow interrupt
				1: Enables an overflow interrupt
6	WKIE	_	R/W	Week Periodic Interrupt Enable
				0: Disables a week periodic interrupt
				1: Enables a week periodic interrupt
5	DYIE	_	R/W	Day Periodic Interrupt Enable
				0: Disables a day periodic interrupt
				1: Enables a day periodic interrupt
4	HRIE	_	R/W	Hour Periodic Interrupt Enable
				0: Disables an hour periodic interrupt
				1: Enables an hour periodic interrupt
3	MNIE	_	R/W	Minute Periodic Interrupt Enable
				0: Disables a minute periodic interrupt
				1: Enables a minute periodic interrupt
2	1SEIE	_	R/W	One-Second Periodic Interrupt Enable
				0: Disables a one-second periodic interrupt
				1: Enables a one-second periodic interrupt
1	05SEIE	_	R/W	0.5-Second Periodic Interrupt Enable
				0: Disables a 0.5-second periodic interrupt
				1: Enables a 0.5-second periodic interrupt
0	025SEIE	_	R/W	0.25-Second Periodic Interrupt Enable
				0: Disables a 0.25-second periodic interrupt
				1: Enables a 0.25-second periodic interrupt

RENESAS

10.3.7 Clock Source Select Register (RTCCSR)

RTCCSR selects clock source. A free running counter controls start/stop of counter operation by the RUN bit in RTCCR1. When a clock other than ϕ w/4 is selected, the RTC is disabled and operates as an 8-bit free running counter. When the RTC operates as an 8-bit free running counter, RSECDR enables counter values to be read. An interrupt can be generated by setting 1 to the FOIE bit in RTCCR2 and enabling an overflow interrupt of the free running counter. A clock in which the system clock is divided by 32, 16, 8, or 4 is output in active or sleep mode.

Bit	Bit Name	Initial Value	R/W	Description			
7	_	0	_	Reserved			
				This bit is always read as 0.			
6	RCS6	0	R/W	Clock Output Selection			
5	RCS5	0	R/W	Select a clock output from the TMOW pin when setting			
4	SUB32K	0	R/W	the TMOW bit in PMR3 to 1.			
				000: φ/4			
				010: φ/8			
				100:			
				110:			
				xx1: фw			
3	RCS3	1	R/W	Clock Source Selection			
2	RCS2	0	R/W	0000:			
1	RCS1	0	R/W	0001:			
0	RCS0	0	R/W	0010:			
				0011:			
				0100:			
				0101:			
				0110:			
				0111: ø/8192 Free running counter operation			
				1000: φw/4 RTC operation			
				Settings other than the above are prohibited.			

10.3.8 RTC Interrupt Flag Register (RTCFLG)

RTCFLG sets the corresponding flag when an interrupt occurs. Each flag is not cleared automatically even if the interrupt is accepted. To clear the flag, 0 should be written to the flag.

Bit	Bit Name	Initial Value	R/W	Description
7	FOIFG	_	R/W*	[Setting condition]
				When a free running counter overflows
				[Clearing condition]
				0 is written to FOIFG when FOIFG = 1
6	WKIFG	_	R/W*	[Setting condition]
				When a week periodic interrupt occurs
				[Clearing condition]
				0 is written to WKIFG when WKIFG = 1
5	DYIFG	_	R/W*	[Setting condition]
				When a day periodic interrupt occurs
				[Clearing condition]
				0 is written to DYIFG when DYIFG = 1
4	HRIFG	_	R/W*	[Setting condition]
				When an hour periodic interrupt occurs
				[Clearing condition]
				0 is written to HRIFG when HRIFG = 1
3	MNIFG	_	R/W*	[Setting condition]
				When a minute periodic interrupt occurs
				[Clearing condition]
				0 is written to MNIFG when MNIFG = 1
2	SEIFG	_	R/W*	[Setting condition]
				When a one-second periodic interrupt occurs
				[Clearing condition]
				0 is written to SEIFG when SEIFG = 1
1	05SEIFG	—	R/W*	[Setting condition]
				When a 0.5-second periodic interrupt occurs
				[Clearing condition]
				0 is written to 05SEIFG when 05SEIFG = 1
0	025SEIFG	_	R/W*	[Setting condition]
				When a 0.25-second periodic interrupt occurs
				[Clearing condition]
				0 is written to 025SEIFG when 025SEIFG = 1
Note:	* Only 0 ca	an be writte	en to clea	ar the flag.

10.4 Operation

10.4.1 Initial Settings of Registers after Power-On

The RTC registers that store second, minute, hour, and day-of week data are not reset by a $\overline{\text{RES}}$ input. Therefore, all registers must be set to their initial values after power-on.

10.4.2 Initial Setting Procedure

Figure 10.3 shows the procedure for the initial setting of the RTC. To set the RTC again, also follow this procedure.




Figure 10.3 Initial Setting Procedure



10.4.3 Data Reading Procedure

When the seconds, minutes, hours, or day-of-week datum is updated while time data is being read, the data obtained may not be correct, and so the time data must be read again. Figure 10.4 shows an example in which correct data is not obtained. In this example, since only RSECDR is read after data update, about 1-minute inconsistency occurs.

To avoid reading in this timing, the following processing must be performed.

- 1. Check the setting of the BSY bit, and when the BSY bit changes from 1 to 0, read from the second, minute, hour, and day-of-week registers. When about 62.5 ms is passed after the BSY bit is set to 1, the registers are updated, and the BSY bit is cleared to 0.
- 2. Making use of interrupts, read from the second, minute, hour, and day-of week registers after the corresponding flag of RTCFLG is set to 1 and the BSY bit is confirmed to be 0.
- 3. Read from the second, minute, hour, and day-of week registers twice in a row, and if there is no change in the read data, the read data is used.




Figure 10.4 Example: Reading of Inaccurate Time Data

10.5 Interrupt Sources

There are eight kinds of RTC interrupts: a free-running counter overflow, week interrupt, day interrupt, hour interrupt, minute interrupt, one-second interrupt, 0.5-second interrupt, and 0.25-second interrupt.

When an interrupt request of the RTC occurs, the corresponding flag in RTCFLG is set to 1. When clearing the flag, write 0.

Table 10.2 shows a interrupt sources.

Interrupt Name	Interrupt Source	Interrupt Enable Bit
Overflow interrupt	Occurs when the free running counter is overflown.	FOIE
Week periodic interrupt	Occurs every week when the day-of-week date register value becomes 0.	WKIE
Day periodic interrupt	Occurs every day when the day-of-week date register is counted.	DYIE
Hour periodic interrupt	Occurs every hour when the hour date register is counted.	HRIE
Minute periodic interrupt	Occurs every minute when the minute date register is counted.	MNIE
One-second periodic interrupt	Occurs every second when the one-second date register is counted.	1SEIE
0.5-second periodic interrupt	Occurs every 0.5 seconds.	05SEIE
0.25-second periodic interrupt	Occurs every 0.25 seconds.	025SEIE

 Table 10.2
 Interrupt Sources

10.6 Usage Note

10.6.1 Note on Clock Count

The subclock must be connected to the 32.768-kHz resonator. When the 38.4-kHz resonator etc. is connected, the correct time count is not possible.

10.6.2 Notes on Using Interrupts

The RTC register is not initialized by a reset trigged by the $\overline{\text{RES}}$ pin, the power-on reset circuit, or a WDT overflow. As a result, its contents are undefined after power-on. Therefore, when using the RTC interrupt, always initialize the RTC register before setting IENRTC in IENR1 to 1.





Section 11 Timer F


The timer F is a 16-bit timer having an output compare function. The timer F also provides for external event counting, and counter resetting, interrupt request generation, toggle output, etc., using compare match signals. Thus, it can be applied to various systems. The timer F can also be used as two independent 8-bit timers (timer FH and timer FL). Figure 11.1 shows a block diagram of the timer F.

11.1 Features

- Choice of five counter input clocks Internal clocks ($\phi/32$, $\phi/16$, $\phi/4$, and $\phi_w/4$) or external clocks can be selected.
- Toggle output function Toggle output is performed to the TMOFH or TMOFL pin using a compare match signal. The initial value of toggle output can be set.
- Counter resetting by a compare match signal
- Two interrupt sources: One compare match, one overflow
- Choice of 16-bit or 8-bit mode by settings of bits CKSH2 to CKSH0 in TCRF
- Can operate in watch mode, subactive mode, and subsleep mode

When $\phi_w/4$ is selected as an internal clock, the timer F can operate in watch mode, subactive mode, and subsleep mode.

• Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)






Figure 11.1 Block Diagram of Timer F

11.2 Input/Output Pins

Table 11.1 shows the input/output pins of the timer F.

Table 11.1 Pin Configuration

Name	Abbreviation	I/O	Function
Timer F event input	TMIF	Input	Event input pin to TCFL
Timer FH output	TMOFH	Output	Timer FH toggle output pin
Timer FL output	TMOFL	Output	Timer FL toggle output pin

11.3 Register Descriptions

The timer F has the following registers.

- Timer counters FH and FL (TCFH, TCFL)
- Output compare registers FH and FL (OCRFH, OCRFL)
- Timer control register F (TCRF)
- Timer control/status register F (TCSRF)

11.3.1 Timer Counters FH and FL (TCFH, TCFL)

TCF is a 16-bit read/write up-counter configured by cascaded connection of 8-bit timer counters TCFH and TCFL. In addition to the use of TCF as a 16-bit counter with TCFH as the upper 8 bits and TCFL as the lower 8 bits, TCFH and TCFL can also be used as independent 8-bit counters.

TCFH and TCFL are initialized to H'00 upon a reset.

(1) 16-Bit Mode (TCF)

When CKSH2 is cleared to 0 in TCRF, TCF operates as a 16-bit counter. The TCF input clock is selected by bits CKSL2 to CKSL0 in TCRF.

TCF can be cleared in the event of a compare match by means of CCLRH in TCSRF.

When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF is 1 at this time, IRRTFH is set to 1 in IRR2, and if IENTFH in IENR2 is 1, an interrupt request is sent to the CPU.

(2) 8-Bit Mode (TCFH/TCFL)

When CKSH2 is set to 1 in TCRF, TCFH and TCFL operate as two independent 8-bit counters. The TCFH (TCFL) input clock is selected by bits CKSH2 to CKSH0 (CKSL2 to CKSL0) in TCRF.

TCFH (TCFL) can be cleared in the event of a compare match by means of CCLRH (CCLRL) in TCSRF.

When TCFH (TCFL) overflows from H'FF to H'00, OVFH (OVFL) is set to 1 in TCSRF. If OVIEH (OVIEL) in TCSRF is 1 at this time, IRRTFH (IRRTFL) is set to 1 in IRR2, and if IENTFH (IENTFL) in IENR2 is 1, an interrupt request is sent to the CPU.

11.3.2 Output Compare Registers FH and FL (OCRFH, OCRFL)

OCRF is a 16-bit read/write register composed of the two registers OCRFH and OCRFL. In addition to the use of OCRF as a 16-bit register with OCRFH as the upper 8 bits and OCRFL as the lower 8 bits, OCRFH and OCRFL can also be used as independent 8-bit registers.

(1) 16-Bit Mode (OCRF)

When CKSH2 is cleared to 0 in TCRF, OCRF operates as a 16-bit register. OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. At the same time, IRRTFH is set to 1 in IRR2. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin by means of compare matches, and the output level can be set by means of the TOLH bit in TCRF.

(2) 8-Bit Mode (OCRFH/OCRFL)

When CKSH2 is set to 1 in TCRF, OCRFH and OCRFL operate as two independent 8-bit registers. OCRFH contents are compared with TCFH, and OCRFL contents are with TCFL. When the OCRFH (OCRFL) and TCFH (TCFL) values match, CMFH (CMFL) is set to 1 in TCSRF. At the same time, IRRTFH (IRRTFL) is set to 1 in IRR2. If IENTFH (IENTFL) in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin (TMOFL pin) by means of compare matches, and the output level can be set by means of the TOLH (TOLL) bit in TCRF.



11.3.3 Timer Control Register F (TCRF)

TCRF switches between 16-bit mode and 8-bit mode, selects the input clock from among four internal clock sources, and selects the output level of the TMOFH and TMOFL pins.

Bit Name	Value	R/W	Description
TOLH	0	W	Toggle Output Level H
			Sets the TMOFH pin output level.
			0: Low level
			1: High level
CKSH2	0	W	Clock Select H
CKSH1	0	W	Select the clock input to TCFH from among four internal
CKSH0	0	W	clock sources or TCFL overflow.
			000: 16-bit mode, counting on TCFL overflow signal
			001: 16-bit mode, counting on TCFL overflow signal
			010: 16-bit mode, counting on TCFL overflow signal
			011: Using prohibited
			100: 8-bit mode, counting on $\phi/32$
			101: 8-bit mode, counting on $\phi/16$
			110: 8-bit mode, counting on $\phi/4$
			111: 8-bit mode, counting on $\phi_w/4$
TOLL	0	W	Toggle Output Level L
			Sets the TMOFL pin output level.
			0: Low level
			1: High level
	CKSH2 CKSH1 CKSH0	TOLH 0 CKSH2 0 CKSH1 0 CKSH0 0	Bit NameValueR/WTOLH0WCKSH20WCKSH10WCKSH00W

Bit	Bit Name	Initial Value	R/W	Description
2	CKSL2	0	W	Clock Select L
1	CKSL1	0	W	Select the clock input to TCFL from among four internal
0	CKSL0	0	W	clock sources or external event input.
				000: Counting on a rising or falling edge of an external event (TMIF pin)*
				001: Counting on a rising or falling edge of an external event (TMIF pin)*
				010: Counting on a rising or falling edge of an external event (TMIF pin)*
				011: Using prohibited
				100: Internal clock: counting on $\phi/32$
				101: Internal clock: counting on $\phi/16$
				110: Internal clock: counting on $\phi/4$
				111: Internal clock: counting on $\varphi_{\!\scriptscriptstyle W}\!/4$


Note: * The TMIFEG bit in IEGR selects which edge of an external event is used for counting.

11.3.4 Timer Control/Status Register F (TCSRF)


TCSRF performs counter clear selection, overflow flag setting, and compare match flag setting, and controls enabling of overflow interrupt requests.

Bit	Bit Name	Initial Value	R/W	Description
7	OVFH	0	R/W*	Timer Overflow Flag H
				[Setting condition]
				When TCFH overflows from H'FF to H'00
				[Clearing condition]
				When this bit is written to 0 after reading OVFH = 1
6	CMFH	0	R/W*	Compare Match Flag H
				This is a status flag indicating that TCFH has matched OCRFH.
				[Setting condition]
				When the TCFH value matches the OCRFH value
				[Clearing condition]
				When this bit is written to 0 after reading CMFH = 1

Bit	Bit Name	Initial Value	R/W	Description
5	OVIEH	0	R/W	Timer Overflow Interrupt Enable H
				Selects enabling or disabling of interrupt generation when TCFH overflows.
				0: TCFH overflow interrupt request is disabled
				1: TCFH overflow interrupt request is enabled
4	CCLRH	0	R/W	Counter Clear H
				In 16-bit mode, this bit selects whether TCF is cleared when TCF and OCRF match. In 8-bit mode, this bit selects whether TCFH is cleared when TCFH and OCRFH match.
				In 16-bit mode:
				0: TCF clearing by compare match is disabled
				1: TCF clearing by compare match is enabled
				In 8-bit mode:
				0: TCFH clearing by compare match is disabled
				1: TCFH clearing by compare match is enabled
3	OVFL	0	R/W*	Timer Overflow Flag L
				This is a status flag indicating that TCFL has overflowed.
				[Setting condition]
				When TCFL overflows from H'FF to H'00
				[Clearing condition]
				When this bit is written to 0 after reading OVFL = 1
2	CMFL	0	R/W*	Compare Match Flag L
				This is a status flag indicating that TCFL has matched OCRFL.
				[Setting condition]
				When the TCFL value matches the OCRFL value
				[Clearing condition]
				When this bit is written to 0 after reading CMFL = 1



Bit	Bit Name	Initial Value	R/W	Description
1	OVIEL	0	R/W	Timer Overflow Interrupt Enable L
				Selects enabling or disabling of interrupt generation when TCFL overflows.
				0: TCFL overflow interrupt request is disabled
				1: TCFL overflow interrupt request is enabled
0	CCLRL	0	R/W	Counter Clear L
				Selects whether TCFL is cleared when TCFL and OCRFL match.
				0: TCFL clearing by compare match is disabled
				1: TCFL clearing by compare match is enabled



11.4 Operation

The timer F is a 16-bit counter that increments on each input clock pulse. The timer F value is constantly compared with the value set in the output compare register F, and the counter can be cleared, an interrupt requested, or port output toggled, when the two values match. The timer F can also be used as two independent 8-bit timers.

11.4.1 Timer F Operation

The timer F has two operating modes, 16-bit timer mode and 8-bit timer mode. The operation in each of these modes is described below.

(1) Operation in 16-Bit Timer Mode

When the CKSH2 bit is cleared to 0 in TCRF, the timer F operates as a 16-bit timer.

Following a reset, TCF is initialized to H'0000, OCRF to H'FFFF, and TCRF and TCSRF to H'00. The counter is incremented by an input signal from an external event (TMIF pin). The TMIFEG bit in IEGR selects which edge of an external event is used for counting.

The timer F operating clock can be selected from internal clocks or external events according to settings of bits CKSL2 to CKSL0 in TCRF.

OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCSRF. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU, and at

the same time, TMOFH pin output is toggled. If CCLRH in TCSRF is 1, TCF is cleared. The output level of the TMOFH pin can be set by the TOLH bit in TCRF.

When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH in TCSRF and IENTFH in IENR2 are both 1, an interrupt request is sent to the CPU.

(2) Operation in 8-Bit Timer Mode

When CKSH2 is set to 1 in TCRF, TCF operates as two independent 8-bit timers, TCFH and TCFL. The TCFH/TCFL input clock is selected by CKSH2 to CKSH0/CKSL2 to CKSL0 in TCRF.

When the OCRFH/OCRFL and TCFH/TCFL values match, CMFH/CMFL is set to 1 in TCSRF. If IENTFH/IENTFL in IENR2 is 1, an interrupt request is sent to the CPU, and at the same time, TMOFH pin/TMOFL pin output is toggled. If CCLRH/CCLRL in TCSRF is 1, TCFH/TCFL is cleared. The output level of the TMOFH pin/TMOFL pin can be set by TOLH/TOLL in TCRF.

When TCFH/TCFL overflows from H'FF to H'00, OVFH/OVFL is set to 1 in TCSRF. If OVIEH/OVIEL in TCSRF and IENTFH/IENTFL in IENR2 are both 1, an interrupt request is sent to the CPU.


11.4.2 TCF Increment Timing

(1) Internal Clock Operation

TCF is incremented by internal clock or external event input. Bits CKSH2 to CKSH0 or CKSL2 to CKSL0 in TCRF select one of internal clock sources ($\phi/32$, $\phi/16$, $\phi/4$, or $\phi_w/4$) created by dividing the system clock (ϕ or ϕ_w).

(2) External Event Operation

When the CKSL2 bit in TCRF is cleared to 0, external event input is selected. The counter is incremented at both rising and falling edges of external events. The TMIFEG bit in IEGR selects which edge of an external event is used for counting. The external event pulse width requires clock time longer than 2 system clocks (ϕ), or 2 subclocks (ϕ_{SUB}), depending on the operating mode. Note that an external event does not operate correctly with the lower pulse width.



11.4.3 TMOFH/TMOFL Output Timing

In TMOFH/TMOFL output, the value set in TOLH/TOLL in TCRF is output. The output is toggled by the occurrence of a compare match.

Figure 11.2 shows the output timing.




Figure 11.2 TMOFH/TMOFL Output Timing

11.4.4 TCF Clear Timing

TCF can be cleared by a compare match with OCRF.

11.4.5 Timer Overflow Flag (OVF) Set Timing

OVF is set to 1 when TCF overflows from H'FFFF to H'0000.

11.4.6 Compare Match Flag Set Timing

The compare match flag (CMFH or CMFL) is set to 1 when the TCF and OCRF values match. The compare match signal is generated in the last state during which the values match (when TCF is updated from the matching value to a new value). When TCF matches OCRF, the compare match signal is not generated until the next counter clock.


11.5 Timer F Operating States

The timer F operating states are shown in table 11.2.

Table 11.2 Timer F Operating States

Operating Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby	Module Standby
TCF	Reset	Functions*	Functions*	Functions/ Halted*	Functions/ Halted*	Functions/ Halted*	Halted	Halted
OCRF	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
TCRF	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
TCSRF	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: * When $\phi_w/4$ is selected as the TCF internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of $1/\phi$ (s). When the counter is operated in subactive mode, watch mode, or subsleep mode, $\phi_w/4$ must be selected as the internal clock. The counter will not operate if any other internal clock is selected.



11.6 Usage Notes

The following types of contention and operation can occur when the timer F is used.

11.6.1 16-Bit Timer Mode

In toggle output, TMOFH pin output is toggled when all 16 bits match and a compare match signal is generated. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write. TMOFL pin output is unstable in 16-bit mode, and should not be used; the TMOFL pin should be used as a port pin.

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, a compare match signal may or may not be generated when the written data and the counter value match. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped.

Compare match flag CMFH is set when all 16 bits match and a compare match signal is generated. Compare match flag CMFL is set if the setting conditions for the lower 8 bits are satisfied.

When TCF overflows, OVFH is set. OVFL is set if the setting conditions are satisfied when the lower 8 bits overflow. If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output.

11.6.2 8-Bit Timer Mode

(1) TCFH, OCRFH

In toggle output, TMOFH pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write.

If an OCRFH write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, a compare match signal may or may not be generated when the written data and the counter value match. The compare match signal is output in synchronization with the TCFH clock.

If a TCFH write and overflow signal output occur simultaneously, the overflow signal is not output.

(2) TCFL, OCRFL

In toggle output, TMOFL pin output is toggled when a compare match occurs. If a TCRF write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLL data is output to the TMOFL pin as a result of the TCRF write.

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, a compare match signal may or may not be generated when the written data and the counter value match. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped.

If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output.

11.6.3 Flag Clearing

When $\phi_w/4$ is selected as the internal clock, "Interrupt source generation signal" will be operated with ϕ_w and the signal will be outputted with ϕ_w width. And, "Overflow signal" and "Compare match signal" are controlled with 2 cycles of ϕ_w signals. Those signals are output with 2-cycle width of ϕ_w (figure 11.3)

In active (high-speed, medium-speed) mode, even if you cleared interrupt request flag during the term of validity of "Interrupt source generation signal", same interrupt request flag is set. (1 in figure 11.3) And, the timer overflow flag and compare match flag cannot be cleared during the term of validity of "Overflow signal" and "Compare match signal".

For interrupt request flag is set right after interrupt request is cleared, interrupt process to one time timer FH, timer FL interrupt might be repeated. (2 in figure 11.3) Therefore, to definitely clear interrupt request flag in active (high-speed, medium-speed) mode, clear should be processed after the time that calculated with below (1) formula. And, to definitely clear timer overflow flag and compare match flag, clear should be processed after read timer control status register F (TCSRF) after the time that calculated with below (1) formula.

For ST of (1) formula, please substitute the longest number of execution states in used instruction.

In subactive mode, there are not limitation for interrupt request flag, timer overflow flag, and compare match flag clear.



The term of validity of "Interrupt source generation signal"

= 1 cycle of ϕ_w + waiting time for completion of executing instruction

+ interrupt time synchronized with ϕ

 $= 1/\phi_{\rm w} + \text{ST} \times (1/\phi) + (2/\phi) \text{ (second).....(1)}$

ST: Executing number of execution states

Method 1 is recommended to operate for time efficiency.

Method 1

- 1. Prohibit interrupt in interrupt handling routine (set IENFH, IENFL to 0).
- 2. After program process returned normal handling, clear interrupt request flags (IRRTFH, IRRTFL) after more than that calculated with (1) formula.
- 3. After reading the timer control status register F (TCSRF), clear the timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL).
- 4. Enable interrupts (set IENFH, IENFL to 1).


Method 2

- 1. Set interrupt handling routine time to more than time that calculated with (1) formula.
- 2. Clear interrupt request flags (IRRTFH, IRRTFL) at the end of interrupt handling routine.
- 3. After read timer control status register F (TCSRF), clear timer overflow flags (OVFH, OVFL) and compare match flags (CMFH, CMFL).

All above attentions are also applied in 16-bit mode and 8-bit mode.



Program processing	Interrupt request Interrupt request flag clear flag clear 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1
 Φ_W Interrupt source generation signal (internal signal, nega-active) 	
Overflow signal, compare match signal (internal signal, nega-active)	
Interrupt request flag (IRRTFH, IRRTFL)	\ @




11.6.4 Timer Counter (TCF) Read/Write

When $\phi_w/4$ is selected as the internal clock in active (high-speed, medium-speed) mode, write on TCF is impossible. And when reading TCF, as the system clock and internal clock are mutually asynchronous, TCF synchronizes with synchronization circuit. This results in a maximum TCF read value error of ±1.

When reading or writing TCF in active (high-speed, medium-speed) mode is needed, please select the internal clock except for $\phi_w/4$ before read/write is performed.

In subactive mode, even if φ_w /4 is selected as the internal clock, TCF can be read from or written to normally.





Section 12 16-Bit Timer Pulse Unit (TPU)

The H8/38076R Group have an on-chip 16-bit timer pulse unit (TPU) comprised of two 16-bit timer channels. The function list of the TPU is shown in table 12.1. A block diagram of the TPU is shown in figure 12.1.

12.1 Features

- Maximum 4-pulse input/output
- Selection of 7 or 8 counter input clocks for each channel
- The following operations can be set for each channel:
 - Waveform output at compare match
 - Input capture function
 - Counter clear operation

Multiple timer counters (TCNT) can be written to simultaneously

Simultaneous clearing by compare match and input capture is possible

Register synchronous input/output is possible by synchronous counter operation

PWM output with any duty level is possible

A maximum 2-phase PWM output is possible in combination with synchronous operation

- Operation with cascaded connection
- Fast access via internal 16-bit bus
- 6-type interrupt sources
- Register data can be transmitted automatically
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)

RENESAS

Table 12.1TPU Functions

ltem		Channel 1	Channel 2	
Count clock		ф/1	ф/1	
		ф/4	ф/4	
		ф/16	ф/16	
		ф/64	ф/64	
		ф/256	ф/1024	
		TCLKA	TCLKA	
		TCLKB	TCLKB	
			TCLKC	
General re	gisters (TGR)	TGRA_1	TGRA_2	
		TGRB_1	TGRB_2	
I/O pin		TIOCA1	TIOCA2	
Input pin		TIOCB1	TIOCB2	
Counter cl	ear function	TGR compare match or input capture	TGR compare match or input capture	
Compare	0 output	0	_	
match output	1 output	0	_	
output	Toggle output	0		
Input captu	ure function	0	0	
Synchrono	ous operation	0	0	
PWM mod	е	0	0	
Interrupt sources		3 sources	3 sources	
		Compare match or input capture 1A	Compare match or input capture 2A	
		Compare match or	Compare match or	
		input capture 1B	input capture 2B	
		Overflow	Overflow	




Figure 12.1 Block Diagram of TPU

12.2 Input/Output Pins

Table 12.2 Pin Configuration

Channel	Symbol	I/O	Function
Common	TCLKA	Input	External clock A input pin
	TCLKB	Input	External clock B input pin
	TCLKC	Input	External clock C input pin
1	TIOCA1	I/O	TGRA_1 input capture input/output compare output/PWM output pin
	TIOCB1	Input	TGRB_1 input capture input pin
2	TIOCA2	I/O	TGRA_2 input capture input/output compare output/PWM output pin
	TIOCB2	Input	TGRB_2 input capture input pin

RENESAS

12.3 Register Descriptions

The TPU has the following registers for each channel.

Channel 1:

- Timer control register_1 (TCR_1)
- Timer mode register_1 (TMDR_1)
- Timer I/O control register_1 (TIOR_1)
- Timer interrupt enable register_1 (TIER_1)
- Timer status register_1 (TSR_1)
- Timer counter_1 (TCNT_1)
- Timer general register A_1 (TGRA_1)
- Timer general register B_1 (TGRB_1)

Channel 2:

- Timer control register_2 (TCR_2)
- Timer mode register_2 (TMDR_2)
- Timer I/O control register_2 (TIOR_2)
- Timer interrupt enable register_2 (TIER_2)
- Timer status register_2 (TSR_2)
- Timer counter_2 (TCNT_2)
- Timer general register A_2 (TGRA_2)
- Timer general register B_2 (TGRB_2)

Common:

- Timer start register (TSTR)
- Timer synchro register (TSYR)

12.3.1 Timer Control Register (TCR)

TCR controls TCNT operation for each channel. The TPU has a total of two TCR registers, one for each channel. TCR should be set when TCNT operation is stopped.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	—	0		Reserved
				This bit is always read as 0 and cannot be modified.
6	CCLR1	0	R/W	Counter Clear 1 and 0
5	CCLR0	0	R/W	These bits select the TCNT counter clearing source. See table 12.3 for details.
4	CKEG1	0	R/W	Clock Edge 1 and 0
3	CKEG0	0	R/W	These bits select the input clock edge. When the internal clock is counted using both edges, the input clock period is halved (e.g. $\phi/4$ both edges = $\phi/2$ rising edge). Internal clock edge selection is valid when the input clock is $\phi/4$ or slower. If the input clock is $\phi/1$, this setting is ignored and count at a rising edge is selected.
				00: Count at rising edge
				01: Count at falling edge
				1X: Count at both edges
				[Legend] X: Don't care
2	TPSC2	0	R/W	Timer Prescaler 2 to 0
1	TPSC1	0	R/W	These bits select the TCNT counter clock. The clock
0	TPSC0	0	R/W	source can be selected independently for each channel. See tables12.4 and 12.5 for details.

Table 12.3 CCLR1 and CCLR0 (Channels 1 and 2)

Channel	Bit 6 CCLR1	Bit 5 CCLR0	Description
1, 2	0	0	TCNT clearing disabled
		1	TCNT cleared by TGRA compare match/input capture
	1	0	TCNT cleared by TGRB compare match/input capture
		1	TCNT cleared by counter clearing for another channel performing synchronous clearing/synchronous operation*

Note: * Synchronous operation is selected by setting the SYNC bit in TSYR to 1.

Table 12.4 TPSC2 to TPSC0 (Channel 1)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on $\phi/1$
			1	Internal clock: counts on $\phi/4$
		1	0	Internal clock: counts on $\phi/16$
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	Internal clock: counts on $\phi/256$
			1	Counts on TCNT_2 overflow

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
2	0	0	0	Internal clock: counts on
			1	Internal clock: counts on
		1	0	Internal clock: counts on
			1	Internal clock: counts on $\phi/64$
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	External clock: counts on TCLKC pin input
			1	Internal clock: counts on \phi/1024

Table 12.5 TPSC2 to TPSC0 (Channel 2)

12.3.2 Timer Mode Register (TMDR)

TMDR sets the operating mode for each channel. The TPU has a total of two TMDR registers, one for each channel. TMDR should be set when TCNT operation is stopped.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
5, 4	_	All 0	_	Reserved
				These bits are always read as 0 and cannot be modified.
3, 2	—	All 0	—	Reserved
				The write value should always be 0.
1	MD1	0	R/W	Modes 1 and 0
0	MD0	0	R/W	These bits set the timer operating mode.
				See table 12.6 for details.

RENESAS

Table 12.6 MD3 to MD0

Bit 1 MD1	Bit 0 MD0	Description
0	0	Normal operation
	1	Reserved
1	0	PWM mode 1
	1	PWM mode 2

12.3.3 Timer I/O Control Register (TIOR)

TIOR controls TGR. The TPU has a total of two TIOR registers, one for each channel. Care is required as TIOR is affected by the TMDR setting.

The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is cleared to 0 is specified.

• TIOR_1, TIOR_2

Bit	Bit Name	Initial Value	R/W	Description
7	IOB3	All 0	R/W	I/O Control B3 to B0
6	IOB2		R/W	Specify the function of TGRB.
5	IOB1		R/W	For details, refer to tables 12.7 and 12.8.
4	IOB0		R/W	
3	IOA3	All 0	R/W	I/O Control A3 to A0
2	IOA2		R/W	Specify the function of TGRA.
1	IOA1		R/W	For details, refer to tables 12.9 and 12.10.
0	IOA0		R/W	

			Bit 4 IOB0	Description		
Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1		TGRB_1 Function	TIOCB1 Pin Function	
0 0	0	0	0	Output	Output disabled	
			1	compare register	Setting prohibited	
		1	0			
			1			
1	1	0	0			
			1			
		1	0			
			1			
1	0	0	0	Input capture	Capture input source is TIOCB1 pin	
				register	Input capture at rising edge	
			1		Capture input source is TIOCB1 pin	
					Input capture at falling edge	
		1	Х		Capture input source is TIOCB1 pin	
					Input capture at both edges	
	1	Х	Х		Setting prohibited	

Table 12.7 TIOR_1 (Channel 1)

[Legend]



Table 12.8 TIOR_2 (Channel 2)

		Bit 5 IOB1	Bit 4 IOB0	Description		
Bit 7 IOB3	Bit 6 IOB2			TGRB_2 Function	TIOCB2 Pin Function	
0	0	0	0	Output	Output disabled	
			1	compare register	Setting prohibited	
		1	0			
			1			
-	1	0	0			
			1	_		
			0			
			1			
1	Х	0	0	Input capture	Capture input source is TIOCB2 pin	
				register	Input capture at rising edge	
			1		Capture input source is TIOCB2 pin	
					Input capture at falling edge	
		1	Х		Capture input source is TIOCB2 pin	
					Input capture at both edges	

		Bit 1 IOA1	Bit 0 IOA0	Description		
Bit 3 IOA3	Bit 2 IOA2			TGRA_1 Function	TIOCA1 Pin Function	
0	0	0	0	Output	Output disabled	
			1	compare register	Initial output is 0	
				register	0 output at compare match	
		1	0		Initial output is 0	
					1 output at compare match	
			1		Initial output is 0	
-					Toggle output at compare match	
	1	0	0		Output disabled	
		1	1		Initial output is 1	
					0 output at compare match	
			0		Initial output is 1	
					1 output at compare match	
			1		Initial output is 1	
					Toggle output at compare match	
1	0	0	0	Input	Capture input source is TIOCA1 pin	
				capture — register	Input capture at rising edge	
			1	- register	Capture input source is TIOCA1 pin	
					Input capture at falling edge	
		1	Х		Capture input source is TIOCA1 pin	
					Input capture at both edges	
	1	Х	Х		Setting prohibited	

Table 12.9 TIOR_1 (Channel 1)

[Legend]

Table 12.10 TIOR_2 (Channel 2)

		Bit 1 IOA1	Bit 0 IOA0	Description		
Bit 3 IOA3	Bit 2 IOA2			TGRA_2 Function	TIOCA2 Pin Function	
0	0	0	0	Output	Output disabled	
			1	compare register	Initial output is 0	
				register	0 output at compare match	
		1	0		Initial output is 0	
					1 output at compare match	
			1		Initial output is 0	
- 1					Toggle output at compare match	
	1	0	0		Output disabled	
			1		Initial output is 1	
					0 output at compare match	
		1	0		Initial output is 1	
					1 output at compare match	
			1		Initial output is 1	
					Toggle output at compare match	
1	Х	0	0	Input capture	Capture input source is TIOCA2 pin	
				register	Input capture at rising edge	
			1		Capture input source is TIOCA2 pin	
					Input capture at falling edge	
		1	Х		Capture input source is TIOCA2 pin	
					Input capture at both edges	



12.3.4 Timer Interrupt Enable Register (TIER)

TIER controls enabling or disabling of interrupt requests for each channel. The TPU has a total of two TIER registers, one for each channel.


Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R/W	Reserved
				This bit is readable/writable.
6	_	1	_	Reserved
				This bit is always read as 1 and cannot be modified.
5	_	0		Reserved
				The write value should always be 0.
4	TCIEV	0	R/W	Overflow Interrupt Enable
				Enables or disables interrupt requests (TCIV) by the TCFV flag when the TCFV flag in TSR is set to 1.
				0: Interrupt requests (TCIV) by TCFV disabled
				1: Interrupt requests (TCIV) by TCFV enabled
3, 2	_	All 0	_	Reserved
				These bits are always read as 0 and cannot be modified.
1	TGIEB	0	R/W	TGR Interrupt Enable B
				Enables or disables interrupt requests (TGIB) by the TGFB bit when the TGFB bit in TSR is set to 1.
				0: Interrupt requests (TGIB) by TGFB bit disabled
				1: Interrupt requests (TGIB) by TGFB bit enabled
0	TGIEA	0	R/W	TGR Interrupt Enable A
				Enables or disables interrupt requests (TGIA) by the TGFA bit when the TGFA bit in TSR is set to 1.
				0: Interrupt requests (TGIA) by TGFA bit disabled
				1: Interrupt requests (TGIA) by TGFA bit enabled

12.3.5 Timer Status Register (TSR)

TSR indicates the status for each channel. The TPU has a total of two TSR registers, one for each channel.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 1		Reserved
				These bits are always read as 1 and cannot be modified.
5	_	0	_	Reserved
				This bit is always read as 0 and cannot be modified.
4	TCFV	0	R/(W)*	Overflow Flag
				Status flag that indicates that TCNT overflow has occurred.
				[Setting condition]
				When the TCNT value overflows (changes from H'FFFF to H'0000)
				[Clearing condition]
				When 0 is written to TCFV after reading TCFV = 1
3, 2	_	All 0	_	Reserved
				These bits are always read as 0 and cannot be modified.
1	TGFB	0	R/(W)*	Input Capture/Output Compare Flag B
				Status flag that indicates the occurrence of TGRB input capture or compare match.
				[Setting conditions]
				 When TCNT = TGRB and TGRB is functioning as output compare register
				 When TCNT value is transferred to TGRB by input capture signal and TGRB is functioning as input capture register
				[Clearing condition]
				• When 0 is written to TGFB after reading TGFB = 1

Bit	Bit Name	Initial value	R/W	Description
0	TGFA	0	R/(W)*	Input Capture/Output Compare Flag A
				Status flag that indicates the occurrence of TGRA input capture or compare match.
				[Setting conditions]
				 When TCNT = TGRA and TGRA is functioning as output compare register
				 When TCNT value is transferred to TGRA by input capture signal and TGRA is functioning as input capture register
				[Clearing condition]
				• When 0 is written to TGFA after reading TGFA = 1



12.3.6 Timer Counter (TCNT)

TCNT is a 16-bit readable/writable counter. The TPU has a total of two TCNT counters, one for each channel.

TCNT is initialized to H'0000 by a reset or in hardware standby mode.

TCNT cannot be accessed in 8-bit units; it must always be accessed in 16-bit units.

12.3.7 Timer General Register (TGR)

TGR is a 16-bit readable/writable register, functioning as either output compare or input capture register. The TPU has a total of four TGR registers, two for each channel. TGR is initialized to H'FFFF by a reset. TGR cannot be accessed in 8-bit units; it must always be accessed in 16-bit units.

12.3.8 Timer Start Register (TSTR)

TSTR selects TCNT operation/stoppage for channels 1 and 2. TCNT starts counting for channel in which the corresponding bit is set to 1. When setting the operating mode in TMDR or setting the TCNT count clock in TCR, first stop the TCNT operation.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	Dit Name		1.7.44	Reserved
7 10 3		All U		
				The write value should always be 0.
2	CST2	0	R/W	Counter Start 2 and 1
1	CST1	0	R/W	These bits select operation or stoppage for TCNT.
				If 0 is written to the CST bit during operation with the TIOC pin designated for output, the counter stops but the output compare output level of the TIOC pin is retained. If TIOR is written to when the CST bit is cleared to 0, the pin output level will be changed to the set initial output value.
				0: TCNT_n count operation is stopped
				1: TCNT_n performs count operation
				(n = 2 or 1)
0	_	0		Reserved
				The write value should always be 0.



12.3.9 Timer Synchro Register (TSYR)

TSYR selects independent operation or synchronous operation of TCNT for each channel. Synchronous operation is performed for channel in which the corresponding bit in TSYR is set to 1.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 0	_	Reserved
				The write value should always be 0.
2	SYNC2	0	R/W	Timer Synchro 2 and 1
1	SYNC1	0	R/W	These bits select whether operation is independent of or synchronized with other channels.
				When synchronous operation is selected, the TCNT synchronous presetting of multiple channels, and synchronous clearing by counter clearing on another channel, are possible.
				To set synchronous operation, the SYNC bits must be set to 1. To set synchronous clearing, in addition to the SYNC bit, the TCNT clearing source must also be set by means of bits CCLR1 and CCLR0 in TCR.
				 TCNT_n operates independently (TCNT presetting/ clearing is unrelated to other channels)
				1: TCNT_n performs synchronous operation
				TCNT synchronous presetting/synchronous clearing is possible
				(n = 2 or 1)
0	_	0	—	Reserved
				The write value should always be 0.

12.4 Interface to CPU

12.4.1 16-Bit Registers

TCNT and TGR are 16-bit registers. As the data bus to the CPU is 16 bits wide, these registers cannot be read or written to in 8-bit units; 16-bit access must always be used.

An example of 16-bit register access operation is shown in figure 12.2.




Figure 12.2 16-Bit Register Access Operation [CPU ↔ TCNT (16 Bits)]

12.4.2 8-Bit Registers

Registers other than TCNT and TGR are 8-bit. They can also be read and written to in 8-bit units.

Examples of 8-bit register access operation are shown in figures 12.3 and 12.4.




Figure 12.3 8-Bit Register Access Operation [CPU ↔ TCR (Upper 8 Bits)]




Figure 12.4 8-Bit Register Access Operation [CPU ↔ TMDR (Lower 8 Bits)]



12.5 Operation

12.5.1 Basic Functions

Each channel has TCNT and TGR. TCNT performs up-counting, and is also capable of freerunning operation, periodic counting, and external event counting.

TGR can be used as an input capture register or output compare register.

(1) Counter Operation

When one of bits CST1 and CST2 is set to 1 in TSTR, TCNT for the corresponding channel begins counting. TCNT can operate as a free-running counter, periodic counter, for example.

(a) Example of Count Operation Setting Procedure

Figure 12.5 shows an example of the count operation setting procedure.




Figure 12.5 Example of Counter Operation Setting Procedure

RENESAS

(b) Free-Running Count Operation and Periodic Count Operation

Immediately after a reset, the TPU's TCNT counters are all designated as free-running counters. When the relevant bit in TSTR is set to 1, the corresponding TCNT starts up-count operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000), the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at this point, the TPU requests an interrupt. After overflow, TCNT starts counting up again from H'0000.




Figure 12.6 illustrates free-running counter operation.





When compare match is selected as the TCNT clearing source, TCNT for the relevant channel performs periodic count operation. TGR for setting the period is designated as an output compare register, and counter clearing by compare match is selected by means of bits CCLR0 and CCLR1 in TCR. After the settings have been made, TCNT starts up-count operation as a periodic counter when the corresponding bit in TSTR is set to 1. When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an interrupt. After a compare match, TCNT starts counting up again from H'0000.

Figure 12.7 illustrates periodic counter operation.

RENESAS







(2) Waveform Output by Compare Match

The TPU can perform 0, 1, or toggle output from the corresponding output pin using compare match.

(a) Example of Setting Procedure for Waveform Output by Compare Match

Figure 12.8 shows an example of the setting procedure for waveform output by compare match.





(b) Examples of Waveform Output Operation

Figure 12.9 shows an example of 1 output.

In this example, TCNT has been designated as a free-running counter, and settings have been made such that 1 is output by compare match A. When the set level and the pin level match, the pin level does not change.




Figure 12.9 Example of 1 Output Operation

Figure 12.10 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing on compare match A), and settings have been made such that the output is toggled by compare match A.




Figure 12.10 Example of Toggle Output Operation


(3) Input Capture Function

The TCNT value can be transferred to TGR on detection of the TIOC pin input edge.

Rising edge, falling edge, or both edges can be selected as the detected edge.

(a) Example of Input Capture Operation Setting Procedure

Figure 12.11 shows an example of the setting procedure for input capture operation.






Figure 12.11 Example of Setting Procedure for Input Capture Operation

(b) Example of Input Capture Operation

Figure 12.12 shows an example of input capture operation.

In this example, both rising and falling edges have been selected as the input capture input edge of the TIOCA pin, the falling edge has been selected as the input capture input edge of the TIOCB pin, and counter clearing by TGRB input capture has been designated for TCNT.




Figure 12.12 Example of Input Capture Operation

12.5.2 Synchronous Operation

In synchronous operation, the values in multiple TCNT counters can be rewritten simultaneously (synchronous presetting). Also, multiple TCNT counters can be cleared simultaneously by making the appropriate setting in TCR (synchronous clearing).

Synchronous operation enables TGR to be incremented with respect to a single time base.

Synchronous operation can be set for each channel.

(1) Example of Synchronous Operation Setting Procedure

Figure 12.13 shows an example of the synchronous operation setting procedure.




Figure 12.13 Example of Synchronous Operation Setting Procedure

RENESAS

(2) Example of Synchronous Operation

Figure 12.14 shows an example of synchronous operation.

In this example, synchronous operation and PWM mode 1 have been designated for channels 1 and 2, TGRB_1 compare match has been set as the channel 1 counter clearing source, and synchronous clearing has been set for the channel 2 counter clearing source.

Two-phase PWM waveforms are output from pins TIOC1A and TIOC2A. At this time, synchronous presetting, and synchronous clearing by TGRB_1 compare match, are performed for channel 1 and 2 TCNT counters, and the data set in TGRB_1 is used as the PWM cycle.

For details on PWM modes, see section 12.5.4, PWM Modes.




Figure 12.14 Example of Synchronous Operation

12.5.3 Operation with Cascaded Connection

Operation as a 32-bit counter can be performed by cascading two 16-bit counter channels.

This function is enabled when the TPSC2 to TPSC0 bits in TCR are set to count on TCNT2 overflow for the channel 1 counter clock.

Table 12.11 shows the counter combination used in operation with the cascaded connection.

Combination	Upper 16 bits	Lower 16 bits
Channel 1 and channel 2	TCNT1	TCNT2

(1) Setting Procedure for Operation with Cascaded Connection

Figure 12.15 shows the setting procedure for cascaded connection operation.




Figure 12.15 Setting Procedure for Operation with Cascaded Operation

(2) Example of Operation with Cascaded Connection

Figure 12.16 shows an example of operation with cascaded connection, where TCNT1 is set to count TCNT2 overflow, TCRA_1 and TCRA_2 are set to be input capture registers, and the TIOC pin rising edge is selected.

If rising edges are input simultaneously to the TIOCA1 and TIOCA2 pins, the upper 16 bits of 32bit data are transferred to TGRA_1 and the lower 16 bits are transferred to TGRA_2.




Figure 12.16 Example of Operation with Cascaded Connection

12.5.4 PWM Modes

In PWM mode, PWM waveforms are output from the output pins. The output level can be selected as 0, 1, or toggle output in response to a compare match of each TGR.

Designating TGR compare match as the counter clearing source enables the period to be set in that register. All channels can be designated for PWM mode independently. Synchronous operation is also possible.

There are two PWM modes, as described below.

(1) PWM Mode 1

PWM output is generated from the TIOCA pin by pairing TGRA with TGRB. The level specified by bits IOA0 to IOA3 in TIOR is output from the TIOCA pin at compare match A, and the level specified by bits IOB0 to IOB3 in TIOR is output at compare match B. The initial output value is the value set in TGRA. If the set values of paired TGRs are identical, the output value does not change even if a compare match occurs.

In PWM mode 1, PWM output is enabled up to 2 phases.

(2) PWM Mode 2

PWM output is generated using one TGR as the cycle register and the others as duty registers. The output specified in TIOR is performed by means of compare matches. Upon counter clearing by a synchronization register compare match, the output value of each pin is the initial value set in TIOR. If the set values of the cycle and duty registers are identical, the output value does not change even if a compare match occurs.

In PWM mode 2, PWM output is enabled up to 2 phases.

The correspondence between PWM output pins and registers is shown in table 12.12.

		Output Pins		
Channel	Registers	PWM Mode 1	PWM Mode 2*	
1	TGRA_1	TIOCA1	TIOCA1	
	TGRB_1		_	
2	TGRA_2	TIOCA2	TIOCA2	
	TGRB_2		_	

Note: * In PWM mode 2, PWM output is not possible for TGR in which the period is set.

(3) Example of PWM Mode Setting Procedure

Figure 12.17 shows an example of the PWM mode setting procedure.




Figure 12.17 Example of PWM Mode Setting Procedure

(4) Examples of PWM Mode Operation

Figure 12.18 shows an example of PWM mode 1 operation. In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in TGRB are used as the duty levels.





Figure 12.18 Example of PWM Mode Operation (1)

Figure 12.19 shows an example of PWM mode 2 operation. In this example, synchronous operation is designated for channels 1 and 2, TGRB_2 compare match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the output value of the other TGR registers (TGRA_1, TGRB_1, and TGRA_2), outputting a 2-phase PWM waveform.

In this case, the value set in TGRB_2 is used as the cycle, and the values set in the other TGRs are used as the duty levels.








Figure 12.19 Example of PWM Mode Operation (2)






Figure 12.20 shows examples of PWM waveform output with 0% duty and 100% duty in PWM mode.

Figure 12.20 Example of PWM Mode Operation (3)

RENESAS

12.6 Interrupt Sources

There are two kinds of TPU interrupt source; TGR input capture/compare match and TCNT overflow. Each interrupt source has its own status flag and enable/disable bit, allowing the generation of interrupt request signals to be enabled or disabled individually.

When an interrupt source is generated, the corresponding status flag in TSR is set to 1. If the corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The interrupt request is cleared by clearing the status flag to 0.

Channel priority can be changed by the interrupt controller, however the priority within a channel is fixed. For details, see section 4, Interrupt Controller.

Table 12.13 lists the TPU interrupt sources.

Table 12.13 TPU Interrupts

Channel	Name	Interrupt Source	Interrupt Fla	g Priority
1	TGI1A	TGRA_1 input capture/compare match	TGFA_1	High
	TGI1B	TGRB_1 input capture/compare match	TGFB_1	_ ▲
	TCI1V	TCNT_1 overflow	TCFV_1	_
2	TGI2A	TGRA_2 input capture/compare match	TGFA_2	
	TGI2B	TGRB_2 input capture/compare match	TGFB_2	
	TCI2V	TCNT_2 overflow	TCFV_2	Low

(1) Input Capture/Compare Match Interrupt

An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a TGR input capture/compare match on a particular channel. The interrupt request is cleared by clearing the TGF flag to 0. The TPU has a total of four input capture/compare match interrupts, two for each channel.

(2) Overflow Interrupt

An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by clearing the TCFV flag to 0. The TPU has a total of two overflow interrupts, one for each channel.

12.7 Operation Timing

12.7.1 Input/Output Timing

(1) TCNT Count Timing

Figure 12.21 shows TCNT count timing in internal clock operation, and figure 12.22 shows TCNT count timing in external clock operation.




Figure 12.21 Count Timing in Internal Clock Operation




Figure 12.22 Count Timing in External Clock Operation

(2) Output Compare Output Timing

A compare match signal is generated in the last state in which TCNT and TGR match (the point at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin (TIOC pin). After a match between TCNT and TGR, the compare match signal is not generated until the TCNT input clock is generated.

Figure 12.23 shows output compare output timing.




Figure 12.23 Output Compare Output Timing



(3) Input Capture Signal Timing

Figure 12.24 shows input capture signal timing.




Figure 12.24 Input Capture Input Signal Timing

(4) Timing for Counter Clearing by Compare Match/Input Capture

Figure 12.25 shows the timing when counter clearing on compare match is specified, and figure 12.26 shows the timing when counter clearing on input capture is specified.






Figure 12.25 Counter Clear Timing (Compare Match)

RENESAS





12.7.2 Interrupt Signal Timing

(1) TGF Flag Setting Timing in Case of Compare Match

Figure 12.27 shows the timing for setting of the TGF flag in TSR on compare match, and TGI interrupt request signal timing.




Figure 12.27 TGI Interrupt Timing (Compare Match)

(2) TGF Flag Setting Timing in Case of Input Capture

Figure 12.28 shows the timing for setting of the TGF flag in TSR on input capture, and TGI interrupt request signal timing.




Figure 12.28 TGI Interrupt Timing (Input Capture)

(3) TCFV Flag Setting Timing

Figure 12.29 shows the timing for setting of the TCFV flag in TSR on overflow, and TCIV interrupt request signal timing.




Figure 12.29 TCIV Interrupt Setting Timing

RENESAS

(4) Status Flag Clearing Timing

After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. Figure 12.30 shows the timing for status flag clearing by the CPU.




Figure 12.30 Timing for Status Flag Clearing by CPU

12.8 Usage Notes

12.8.1 Module Standby Function Setting

TPU operation can be disabled or enabled using the clock stop register. The initial setting is for the TPU to operate. Register access is enabled by clearing the module standby function. For details, refer to section 6.4, Module Standby Function.

12.8.2 Input Clock Restrictions

The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at least 2.5 states in the case of both-edge detection. The TPU will not operate properly at narrower pulse widths.



12.8.3 Caution on Period Setting

When counter clearing on compare match is set, TCNT is cleared in the last state in which it matches the TGR value (the point at which the count value matched by TCNT is updated). Consequently, the actual counter frequency is given by the following formula:

$$f = \frac{\phi}{(N+1)}$$

Wheref: Counter frequency
φ: Operating frequency
N: TGR set value

12.8.4 Contention between TCNT Write and Clear Operation

If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clearing takes priority and the TCNT write is not performed.

Figure 12.31 shows the timing in this case.




Figure 12.31 Contention between TCNT Write and Clear Operation

12.8.5 Contention between TCNT Write and Increment Operation

If incrementing occurs in the T2 state of a TCNT write cycle, the TCNT write takes priority and TCNT is not incremented.

Figure 12.32 shows the timing in this case.




Figure 12.32 Contention between TCNT Write and Increment Operation



12.8.6 Contention between TGR Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the TGR write takes priority and the compare match signal is inhibited. A compare match does not occur even if the previous value is written.

Figure 12.33 shows the timing in this case.





Figure 12.33 Contention between TGR Write and Compare Match



12.8.7 Contention between TGR Read and Input Capture

If an input capture signal is generated in the T1 state of a TGR read cycle, data that is read will be data after input capture transfer.

Figure 12.34 shows the timing in this case.




Figure 12.34 Contention between TGR Read and Input Capture



12.8.8 Contention between TGR Write and Input Capture

If an input capture signal is generated in the T2 state of a TGR write cycle, the input capture operation takes priority and the write to TGR is not performed.

Figure 12.35 shows the timing in this case.





Figure 12.35 Contention between TGR Write and Input Capture



12.8.9 Contention between Overflow and Counter Clearing

If overflow and counter clearing occur simultaneously, the TCFV flag in TSR is not set and TCNT clearing takes priority.

Figure 12.36 shows the operation timing when a TGR compare match is specified as the clearing source, and when H'FFFF is set in TGR.




Figure 12.36 Contention between Overflow and Counter Clearing



12.8.10 Contention between TCNT Write and Overflow

If there is an up-count in the T2 state of a TCNT write cycle and overflow occurs, the TCNT write takes priority and the TCFV flag in TSR is not set.

Figure 12.37 shows the operation timing when there is contention between TCNT write and overflow.




Figure 12.37 Contention between TCNT Write and Overflow

12.8.11 Multiplexing of I/O Pins

The TIOCA1 I/O pin is multiplexed with the TCLKA input pin, the TIOCB1 I/O pin with the TCLKB input pin, and the TIOCA2 I/O pin with the TCLKC input pin. When an external clock is input, compare match output should not be performed from a multiplexed pin.

12.8.12 Interrupts when Module Standby Function is Used

If the module standby function is used when an interrupt has been requested, it will not be possible to clear the CPU interrupt source. Interrupts should therefore be disabled before using the module standby function.





Section 13 Asynchronous Event Counter (AEC)

The asynchronous event counter (AEC) is an event counter that is incremented by external event clock or internal clock input. Figure 13.1 shows a block diagram of the asynchronous event counter.

13.1 Features

• Can count asynchronous events

Can count external events input asynchronously without regard to the operation of system clocks (ϕ) or subclocks (ϕ_{SUB}).

- Can be used as two-channel independent 8-bit event counter or single-channel independent 16bit event counter.
- Event/clock input is enabled when IRQAEC goes high or event counter PWM output (IECPWM) goes high.
- Both edge sensing can be used for IRQAEC or event counter PWM output (IECPWM) interrupts. When the asynchronous counter is not used, they can be used as independent interrupts.
- When an event counter PWM is used, event clock input enabling/disabling can be controlled at a constant cycle.
- Selection of four clock sources

Three internal clocks ($\phi/2$, $\phi/4$, or $\phi/8$) or external event can be selected.

- Both edge counting is possible for the AEVL and AEVH pins.
- Counter resetting and halting of the count-up function can be controlled by software.
- Automatic interrupt generation on detection of an event counter overflow
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)
- The IRQAEC pin can select the on-chip oscillator and the system clock oscillator during a reset, though this function does not apply to a reset by the watchdog timer. (Supported only by the masked ROM version.)




Figure 13.1 Block Diagram of Asynchronous Event Counter

13.2 Input/Output Pins

Table 13.1 shows the pin configuration of the asynchronous event counter.

Table 13.1 Pin Configuration

Name	Abbreviation	I/O	Function
Asynchronous event input H	AEVH	Input	Event input pin for input to event counter H
Asynchronous event input L	AEVL	Input	Event input pin for input to event counter L
Event input enable	IRQAEC	Input	Input pin for interrupt enabling event input
interrupt input			Input pin to select the on-chip oscillator and the system clock oscillator (supported only by the masked ROM version)

13.3 Register Descriptions

The asynchronous event counter has the following registers.

- Event counter PWM compare register (ECPWCR)
- Event counter PWM data register (ECPWDR)
- Input pin edge select register (AEGSR)
- Event counter control register (ECCR)
- Event counter control/status register (ECCSR)
- Event counter H (ECH)
- Event counter L (ECL)

13.3.1 Event Counter PWM Compare Register (ECPWCR)

ECPWCR sets the one conversion period of the event counter PWM waveform.

Always read or write to this register in word size.

		Initial		
Bit	Bit Name	Value	R/W	Description
15	ECPWCR15	1	R/W	One Conversion Period of Event Counter PWM
14	ECPWCR14	1	R/W	Waveform
13	ECPWCR13	1	R/W	When the ECPWME bit in AEGSR is 1, the event - counter PWM is operating and therefore ECPWCR
12	ECPWCR12	1	R/W	should not be modified.
11	ECPWCR11	1	R/W	When changing the conversion period, the event
10	ECPWCR10	1	R/W	counter PWM must be halted by clearing the ECPWME
9	ECPWCR9	1	R/W	 bit in AEGSR to 0 before modifying ECPWCR.
8	ECPWCR8	1	R/W	_
7	ECPWCR7	1	R/W	_
6	ECPWCR6	1	R/W	
5	ECPWCR5	1	R/W	
4	ECPWCR4	1	R/W	
3	ECPWCR3	1	R/W	
2	ECPWCR2	1	R/W	_
1	ECPWCR1	1	R/W	
0	ECPWCR0	1	R/W	-

13.3.2 Event Counter PWM Data Register (ECPWDR)

ECPWDR controls data of the event counter PWM waveform generator.

Always read or write to this register in word size.

Bit	Bit Name	Initial Value	R/W	Description
15	ECPWDR15	0	W	Data Control of Event Counter PWM Waveform
14	ECPWDR14	0	W	Generator
13	ECPWDR13	0	W	When the ECPWME bit in AEGSR is 1, the event counter PWM is operating and therefore ECPWDR
12	ECPWDR12	0	W	should not be modified.
11	ECPWDR11	0	W	When changing the conversion cycle, the event counter
10	ECPWDR10	0	W	 PWM must be halted by clearing the ECPWME bit in AEGSR to 0 before modifying ECPWDR.
9	ECPWDR9	0	W	
8	ECPWDR8	0	W	
7	ECPWDR7	0	W	
6	ECPWDR6	0	W	
5	ECPWDR5	0	W	
4	ECPWDR4	0	W	
3	ECPWDR3	0	W	_
2	ECPWDR2	0	W	
1	ECPWDR1	0	W	
0	ECPWDR0	0	W	

13.3.3 Input Pin Edge Select Register (AEGSR)

AEGSR selects rising, falling, or both edge sensing for the AEVH, AEVL, and IRQAEC pins.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	AHEGS1	0	R/W	AEC Edge Select H
6	AHEGS0	0	R/W	Select rising, falling, or both edge sensing for the AEVH pin.
				00: Falling edge on AEVH pin is sensed
				01: Rising edge on AEVH pin is sensed
				10: Both edges on AEVH pin are sensed
				11: Setting prohibited
5	ALEGS1	0	R/W	AEC Edge Select L
4	ALEGS0	0	R/W	Select rising, falling, or both edge sensing for the AEVL pin.
				00: Falling edge on AEVL pin is sensed
				01: Rising edge on AEVL pin is sensed
				10: Both edges on AEVL pin are sensed
				11: Setting prohibited
3	AIEGS1	0	R/W	IRQAEC Edge Select
2	AIEGS0	0	R/W	Select rising, falling, or both edge sensing for the IRQAEC pin.
				00: Falling edge on IRQAEC pin is sensed
				01: Rising edge on IRQAEC pin is sensed
				10: Both edges on IRQAEC pin are sensed
				11: Setting prohibited
1	ECPWME	0	R/W	Event Counter PWM Enable
				Controls operation of event counter PWM and selection of IRQAEC.
				0: AEC PWM halted, IRQAEC selected
				1: AEC PWM enabled, IRQAEC not selected
0	_	0	R/W	Reserved
				This bit can be read from or written to. However, this bit should not be set to 1.

13.3.4 Event Counter Control Register (ECCR)

ECCR controls the counter input clock and IRQAEC/IECPWM.

Bit	Bit Name	Initial Value	R/W	Description
7	ACKH1	0	R/W	AEC Clock Select H
6	ACKH0	0	R/W	Select the clock used by ECH.
				00: AEVH pin input
				01: φ/2
				10: _{\$\phi} /4
				11: ф/8
5	ACKL1	0	R/W	AEC Clock Select L
4	ACKL0	0	R/W	Select the clock used by ECL.
				00: AEVL pin input
				01: φ/2
				10:
				11:
3	PWCK2	0	R/W	Event Counter PWM Clock Select
2	PWCK1	0	R/W	Select the event counter PWM clock.
1	PWCK0	0	R/W	000: φ/2
				001: φ/4
				010:
				011: φ/16
				1X0:
				1X1
0	_	0	R/W	Reserved
	Y: Dop't o			This bit can be read from or written to. However, this bit should not be set to 1.

[Legend] X: Don't care.

13.3.5 Event Counter Control/Status Register (ECCSR)

ECCSR controls counter overflow detection, counter resetting, and count-up function.

Bit	Bit Name	Initial Value	R/W	Description
7	OVH	0	R/W*	Counter Overflow H
				This is a status flag indicating that ECH has overflowed.
				[Setting condition]
				When ECH overflows from H'FF to H'00
				[Clearing condition]
				When this bit is written to 0 after reading OVH = 1
6	OVL	0	R/W*	Counter Overflow L
				This is a status flag indicating that ECL has overflowed.
				[Setting condition]
				When ECL overflows from H'FF to H'00 while CH2 is set to 1
				[Clearing condition]
				When this bit is written to 0 after reading OVL = 1
5	—	0	R/W	Reserved
				Although this bit is readable/writable, it should not be set to 1.
4	CH2	0	R/W	Channel Select
				Selects how ECH and ECL event counters are used
				0: ECH and ECL are used together as a single-channel 16-bit event counter
				1: ECH and ECL are used as two-channel 8-bit event counter
3	CUEH	0	R/W	Count-Up Enable H
				Enables event clock input to ECH.
				 ECH event clock input is disabled (ECH value is retained)
				1: ECH event clock input is enabled

Bit	Bit Name	Initial Value	R/W	Description	
2	CUEL	0	R/W	Count-Up Enable L	
				Enables event clock input to ECL.	
				 ECL event clock input is disabled (ECL value is retained) 	
				1: ECL event clock input is enabled	
1	CRCH	0	R/W	Counter Reset Control H	
				Controls resetting of ECH.	
				0: ECH is reset	
				1: ECH reset is cleared and count-up function is enabled	
0	CRCL	0	R/W	Counter Reset Control L	
				Controls resetting of ECL.	
				0: ECL is reset	
				1: ECL reset is cleared and count-up function is enabled	
Note: * Only 0 can be written to clear the flag.					



13.3.6 Event Counter H (ECH)

ECH is an 8-bit read-only up-counter that operates as an independent 8-bit event counter. ECH also operates as the upper 8-bit up-counter of a 16-bit event counter configured in combination with ECL.

Bit	Bit Name	Initial Value	R/W	Description
7	ECH7	0	R	Either the external asynchronous event AEVH pin, $\phi/2$, $\phi/4$, or $\phi/8$, or the overflow signal from lower 8-bit —counter ECL can be selected as the input clock source. ECH can be cleared to H'00 by clearing CRCH in ESSCR to 0. —
6	ECH6	0	R	
5	ECH5	0	R	
4	ECH4	0	R	
3	ECH3	0	R	
2	ECH2	0	R	
1	ECH1	0	R	—
0	ECH0	0	R	—

13.3.7 Event Counter L (ECL)

ECL is an 8-bit read-only up-counter that operates as an independent 8-bit event counter. ECL also operates as the upper 8-bit up-counter of a 16-bit event counter configured in combination with ECH.

Bit	Bit Name	Initial Value	R/W	Description
7	ECL7	0	R	Either the external asynchronous event AEVL pin, $\phi/2$, $\phi/4$, or $\phi/8$ can be selected as the input clock source. ECL can be cleared to H'00 by clearing CRCL in ESSCR to 0.
6	ECL6	0	R	
5	ECL5	0	R	
4	ECL4	0	R	
3	ECL3	0	R	
2	ECL2	0	R	
1	ECL1	0	R	
0	ECL0	0	R	_

13.4 Operation

13.4.1 16-Bit Counter Operation

When bit CH2 is cleared to 0 in ECCSR, ECH and ECL operate as a 16-bit event counter.

Any of four input clock sources— $\phi/2$, $\phi/4$, $\phi/8$, or AEVL pin input—can be selected by means of bits ACKL1 and ACKL0 in ECCR. When AEVL pin input is selected, input sensing is selected with bits ALEGS1 and ALEGS0.

Note that the input clock is enabled when IRQAEC is high or IECPWM is high. When IRQAEC is low or IECPWM is low, the input clock is not input to the counter, which therefore does not operate. Figure 13.2 shows the software procedure when ECH and ECL are used as a 16-bit event counter.




Figure 13.2 Software Procedure when Using ECH and ECL as 16-Bit Event Counter

As CH2 is cleared to 0 by a reset, ECH and ECL operate as a 16-bit event counter after a reset, and as ACKL1 and ACKL0 are cleared to B'00, the operating clock is asynchronous event input from the AEVL pin (using falling edge sensing).

When the next clock is input after the count value reaches H'FF in both ECH and ECL, ECH and ECL overflow from H'FFFF to H'0000, the OVH flag is set to 1 in ECCSR, the ECH and ECL count values each return to H'00, and counting up is restarted. When an overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

13.4.2 8-Bit Counter Operation

When bit CH2 is set to 1 in ECCSR, ECH and ECL operate as independent 8-bit event counters.

 $\phi/2$, $\phi/4$, $\phi/8$, or AEVH pin input can be selected as the input clock source for ECH by means of bits ACKH1 and ACKH0 in ECCR, and $\phi/2$, $\phi/4$, $\phi/8$, or AEVL pin input can be selected as the input clock source for ECL by means of bits ACKL1 and ACKL0 in ECCR. Input sensing is selected with bits AHEGS1 and AHEGS0 when AEVH pin input is selected, and with bits ALEGS1 and ALEGS0 when AEVL pin input is selected.

Note that the input clock is enabled when IRQAEC is high or IECPWM is high. When IRQAEC is low or IECPWM is low, the input clock is not input to the counter, which therefore does not operate. Figure 13.3 shows the software procedure when ECH and ECL are used as 8-bit event counters.




Figure 13.3 Software Procedure when Using ECH and ECL as 8-Bit Event Counters

When the next clock is input after the ECH count value reaches H'FF, ECH overflows, the OVH flag is set to 1 in ECCSR, the ECH count value returns to H'00, and counting up is restarted. Similarly, when the next clock is input after the ECL count value reaches H'FF, ECL overflows, the OVL flag is set to 1 in ECCSR, the ECL count value returns to H'00, and counting up is restarted. When an overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

13.4.3 IRQAEC Operation

When the ECPWME bit in AEGSR is 0, the ECH and ECL input clocks are enabled when IRQAEC goes high. When IRQAEC goes low, the input clocks are not input to the counters, and so ECH and ECL do not count. ECH and ECL count operations can therefore be controlled from outside by controlling IRQAEC. In this case, ECH and ECL cannot be controlled individually.

IRQAEC can also operate as an interrupt source.

Interrupt enabling is controlled by IENEC2 in IENR1. When an IRQAEC interrupt is generated, IRR1 interrupt request flag IRREC2 is set to 1. If IENEC2 in IENR1 is set to 1 at this time, an interrupt request is sent to the CPU.

Rising, falling, or both edge sensing can be selected for the IRQAEC input pin with bits AIAGS1 and AIAGS0 in AEGSR.

13.4.4 Event Counter PWM Operation

When the ECPWME bit in AEGSR is 1, the ECH and ECL input clocks are enabled when event counter PWM output (IECPWM) is high. When IECPWM is low, the input clocks are not input to the counters, and so ECH and ECL do not count. ECH and ECL count operations can therefore be controlled cyclically from outside by controlling event counter PWM. In this case, ECH and ECL cannot be controlled individually.

IECPWM can also operate as an interrupt source.

Interrupt enabling is controlled by IENEC2 in IENR1. When an IECPWM interrupt is generated, IRR1 interrupt request flag IRREC2 is set to 1. If IENEC2 in IENR1 is set to 1 at this time, an interrupt request is sent to the CPU.

Rising, falling, or both edge detection can be selected for IECPWM interrupt sensing with bits AIAGS1 and AIAGS0 in AEGSR.

Figure 13.4 and table 13.2 show examples of event counter PWM operation.




Figure 13.4 Event Counter Operation Waveform

RENESAS

Note: Ndr and Ncm above must be set so that Ndr < Ncm. If the settings do not satisfy this condition, the output of the event counter PWM is fixed low.

Table 13.2 Examples of Event Counter PWM Operation

Conditions: fosc = 4 MHz, $f\phi$ = 4 MHz, high-speed active mode, ECPWCR value (Ncm) = H'7A11, ECPWDR value (Ndr) = H'16E3

Clock Source Selection	Clock Source Cycle (T)*	ECPWCR Value (Ncm)	ECPWDR Value (Ndr)	toff = T × (Ndr + 1)	tcm = T × (Ncm + 1)	ton = tcm – toff
ф/2	0.5 µs	H'7A11	H'16E3	2.92975 ms	15.625 ms	12.69525 ms
ф/4	1 µs	D'31249	D'5859	5.85975 ms	31.25 ms	25.39025 ms
φ/8	2 µs	_		11.71975 ms	62.5 ms	50.78025 ms
ф/16	4 µs	-		23.43975 ms	125.0 ms	101.56025 ms
ф/32	8 µs	-		46.87975 ms	250.0 ms	203.12025 ms
ф/64	16 µs			93.75975 ms	500.0 ms	406.24025 ms

Note: * toff minimum width

13.4.5 Operation of Clock Input Enable/Disable Function

The clock input to the event counter can be controlled by the IRQAEC pin when ECPWME in AEGSR is 0, and by the event counter PWM output, IECPWM when ECPWME in AEGSR is 1. As this function forcibly terminates the clock input by each signal, a maximum error of one count will occur depending on the IRQAEC or IECPWM timing. Figure 13.5 shows an example of the operation.




Figure 13.5 Example of Clock Control Operation

RENESAS

13.5 Operating States of Asynchronous Event Counter

The operating states of the asynchronous event counter are shown in table 13.3.

Table 13.3 Operating States of Asynchronous Event Counter

Operating Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
AEGSR	Reset	Functions	Functions	Retained*1	Functions	Functions	Retained*1	Retained
ECCR	Reset	Functions	Functions	Retained*1	Functions	Functions	Retained*1	Retained
ECCSR	Reset	Functions	Functions	Retained*1	Functions	Functions	Retained*1	Retained
ECH	Reset	Functions	Functions	Functions*1*2	Functions*2	Functions*2	Functions*1*2	Halted
ECL	Reset	Functions	Functions	Functions*1*2	Functions ²	Functions*2	Functions*1*2	Halted
IRQAEC	Reset	Functions	Functions	Retained*3	Functions	Functions	Retained*3	Retained*4
Event counter PWM	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained

Notes: 1. When an asynchronous external event is input, the counter increments. However, an interrupt request is issued when the counter overflows.

2. Functions when asynchronous external events are selected; halted and retained otherwise.

- 3. Clock control by IRQAEC operates, but interrupts do not.
- 4. As the clock is stopped in module standby mode, IRQAEC has no effect.



13.6 Usage Notes

- 1. When reading the values in ECH and ECL, first clear bits CUEH and CUEL to 0 in ECCSR in 8-bit mode and clear bit CUEL to 0 in 16-bit mode to prevent asynchronous event input to the counter. The correct value will not be returned if the event counter increments while being read.
- 2. For input to the AEVH and AEVL pins, use a clock with a frequency of up to 4.2 MHz within the range from 1.8 to 3.6 V and up to 10 MHz within the range from 2.7 to 3.6 V. For the high and low widths of the clock, see section 24, Electrical Characteristics. The duty cycle is arbitrary.

Table 13.4 shows a maximum clock frequency.

Mode	Maximum Clock Frequency Input to AEVH/AEVL Pin		
Active (high-speed), sleep (high-speed)		10 MHz	
Active (medium-speed), sleep (medium-speed)	(φ _{osc} /8)	2 · f _{osc}	
	(φ _{osc} /16)	f _{osc}	
	(φ _{osc} /32)	$1/2 \cdot f_{osc}$	
	(φ _{osc} /64)	$1/4 \cdot f_{osc}$	
Watch, subactive, subsleep, standby	(¢ _w /2)	1000 kHz	
	(\phi_w/4)	500 kHz	
ϕ_{w} = 32.768 kHz or 38.4 kHz	(¢ _w /8)	250 kHz	

Table 13.4 Maximum Clock Frequency

- 3. When AEC uses with 16-bit mode, set CUEH in ECCSR to 1 first, set CRCH in ECCSR to 1 second, or set both CUEH and CRCH to 1 at same time before clock input. When AEC is operating on 16-bit mode, do not change CUEH. Otherwise, ECH will be miscounted up.
- 4. When ECPWME in AEGSR is 1, the event counter PWM is operating and therefore ECPWCR and ECPWDR should not be modified.
 When changing the data, clear the ECPWME bit in AEGSR to 0 (halt the event counter PWM)

When changing the data, clear the ECPWME bit in AEGSR to 0 (halt the event counter PWM) before modifying these registers.

5. The event counter PWM data register and event counter PWM compare register must be set so that event counter PWM data register < event counter PWM compare register. If the settings do not satisfy this condition, do not set ECPWME to 1 in AEGSR.

- 6. As synchronization is established internally when an IRQAEC interrupt is generated, a maximum error of 1 tcyc will occur between clock halting and interrupt acceptance.
- 7. If the flash version is used with the IRQAEC pin fixed at high level, simply switching to a mask ROM version will result in the on-chip oscillator being used.



Section 14 Watchdog Timer

This LSI incorporates the watchdog timer (WDT). The WDT is an 8-bit timer that can generate an internal reset signal if a system becomes uncontrolled and prevents the CPU from writing to the timer counter, thus allowing it to overflow.

When this watchdog timer function is not needed, the WDT can be used as an interval timer. In interval timer operation, an interval timer interrupt is generated each time the counter overflows.

14.1 Features

The WDT features are described below.

- Selectable from nine counter input clocks
 Eight internal clock sources (φ/64, φ/128, φ/256, φ/512, φ/1024, φ/2048, φ/4096, and φ/8192) or the WDT on-chip oscillator can be selected as the timer-counter clock.
- Watchdog timer mode If the counter overflows, this LSI is internally reset.
- Interval timer mode

If the counter overflows, an interval timer interrupt is generated.

• Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)

Figure 14.1 shows a block diagram of the WDT.




Figure 14.1 Block Diagram of Watchdog Timer

14.2 Register Descriptions

The watchdog timer has the following registers.

- Timer control/status register WD1 (TCSRWD1)
- Timer control/status register WD2 (TCSRWD2)
- Timer counter WD (TCWD)
- Timer mode register WD (TMWD)



14.2.1 Timer Control/Status Register WD1 (TCSRWD1)

TCSRWD1 performs the TCSRWD1 and TCWD write control. TCSRWD1 also controls the watchdog timer operation and indicates the operating state. TCSRWD1 must be rewritten by using the MOV instruction. The bit manipulation instruction cannot be used to change the setting value.

Bit Name	Initial Value	R/W	Description
B6WI	1	R/W	Bit 6 Write Inhibit
			The TCWE bit can be written only when the write value of the B6WI bit is 0.
			This bit is always read as 1.
TCWE	0	R/W	Timer Counter WD Write Enable
			TCWD can be written when the TCWE bit is set to 1.
			When writing data to this bit, the write value for bit 7 must be 0.
B4WI	1	R/W	Bit 4 Write Inhibit
			The TCSRWE bit can be written only when the write value of the B4WI bit is 0. This bit is always read as 1.
TCSRWE	0	R/W	Timer Control/Status Register WD Write Enable
			The WDON and WRST bits can be written when the TCSRWE bit is set to 1.
			When writing data to this bit, the write value for bit 5 must be 0.
B2WI	1	R/W	Bit 2 Write Inhibit
			The WDON bit can be written only when the write value of the B2WI bit is 0. This bit is always read as 1.
	B6WI TCWE B4WI TCSRWE	Bit NameValueB6WI1TCWE0B4WI1TCSRWE0	Bit NameValueR/WB6WI1R/WTCWE0R/WB4WI1R/WTCSRWE0R/W

D ''		Initial	D (14)	Burn to the
Bit	Bit Name	Value	R/W	Description
2	WDON	0	R/W	Watchdog Timer On*
				TCWD starts counting up when the WDON bit is set to 1 and halts when the WDON bit is cleared to 0.
				[Setting condition]
				When 1 is written to the WDON bit and 0 to the B2WI bit while the TCSRWE bit is 1
				[Clearing conditions]
				Reset by RES pin
				• When 0 is written to the WDON bit and 0 to the
				B2WI bit while the TCSRWE bit is 1
1	B0WI	1	R/W	Bit 0 Write Inhibit
				The WRST bit can be written only when the write value of the BOWI bit is 0. This bit is always read as 1.
0	WRST	0	R/W	Watchdog Timer Reset
				[Setting condition]
				When TCWD overflows and an internal reset signal is generated
				[Clearing conditions]
				Reset by RES pin
				 When 0 is written to the WRST bit and 0 to the BOWI bit while the TCSRWE bit is 1

Note: * When transitioning to the watch mode or standby mode while the main internal clock is selected (CKS3 = 1) using timer mode register WD (TMWD), make sure to clear WDON to 0 to halt operation of TCWD.

14.2.2 Timer Control/Status Register WD2 (TCSRWD2)

TCSRWD2 performs the TCSRWD2 write control, mode switching, and interrupt control. TCSRWD2 must be rewritten by using the MOV instruction. The bit manipulation instruction cannot be used to change the setting value.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	OVF	0	R/(W)*1	Overflow Flag
				Indicates that TCWD has overflowed (changes from H'FF to H'00).
				[Setting condition]
				When TCWD overflows (changes from H'FF to H'00)
				When internal reset request generation is selected in watchdog timer mode, this bit is cleared automatically by the internal reset after it has been set.
				[Clearing condition]
				 When TCSRWD2 is read when OVF = 1, then 0 is written to OVF*⁴
6	B5WI	1	R/(W)*2	Bit 5 Write Inhibit
				The WT/ \overline{IT} bit can be written only when the write value of the B5WI bit is 0. This bit is always read as 1.
5	WT/IT	0	R/(W)* ³	Timer Mode Select
				Selects whether the WDT is used as a watchdog timer or interval timer.
				0: Watchdog timer mode
				1: Interval timer mode
4	B3WI	1	R/(W)*2	Bit 3 Write Inhibit
				The IEOVF bit can be written only when the write value of the B3WI bit is 0. This bit is always read as 1.
3	IEOVF	0	R/(W)* ³	Overflow Interrupt Enable
				Enables or disables an overflow interrupt request in interval timer mode.
				0: Disables an overflow interrupt
				1: Enables an overflow interrupt



Bit	Bit Name	Initial Value	R/W	Description			
2 to 0	—	All 1	_	Reserved			
				These bits are always read as 1.			
Notes:	Notes: 1. Only 0 can be written to clear the flag.						

2. Write operation is necessary because this bit controls data writing to other bit. This bit is always read as 1.

3. Writing is possible only when the write conditions are satisfied.

4. In subactive mode, clear this flag after setting the CKS3 to CKS0 bits in TMWD to B'0XXX (WDT on-chip oscillator).



14.2.3 Timer Counter WD (TCWD)

TCWD is an 8-bit readable/writable up-counter. When TCWD overflows from H'FF to H'00, the internal reset signal is generated in watchdog timer mode, the WRST bit in TCSRWD1 is set to 1, and the OVF bit in TCSRWD2 is set to 1. TCWD is initialized to H'00.

14.2.4 Timer Mode Register WD (TMWD)

TMWD selects the input clock.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1.
3	CKS3	1	R/W	Clock Select 3 to 0
2	CKS2	1	R/W	Select the clock to be input to TCWD.
1	CKS1	1	R/W	1000: Internal clock: counts on
0	CKS0	1	R/W	1001: Internal clock: counts on
				1010: Internal clock: counts on
				1011: Internal clock: counts on
				1100: Internal clock: counts on
				1101: Internal clock: counts on
				1110: Internal clock: counts on
				1111: Internal clock: counts on
				0XXX: WDT on-chip oscillator
				For the WDT on-chip oscillator overflow periods, see section 24, Electrical Characteristics.
				In active (medium-speed) mode or sleep (medium- speed) mode, the setting of B'0XXX and interval timer mode is disabled.

[Legend] X: Don't care.

14.3 Operation

14.3.1 Watchdog Timer Mode

The watchdog timer is provided with an 8-bit up-counter. To use it as the watchdog timer, clear the WT/ \overline{IT} bit in TCSRWD2 to 0. (To write the WT/ \overline{IT} bit, two write accesses are required.) If 1 is written to the WDON bit and 0 to the B2WI bit simultaneously when the TCSRWE bit in TCSRWD1 is set to 1, TCWD begins counting up. (To operate the watchdog timer, two write accesses to TCSRWD1 are required.) When a clock pulse is input after the TCWD count value has reached H'FF, the watchdog timer overflows and an internal reset signal is generated. The internal reset signal is output for a period of 256 ϕ_{osc} clock cycles. TCWD is a writable counter, and when a value is set in TCWD, the count-up starts from that value. An overflow period in the range of 1 to 256 input clock cycles can therefore be set, according to the TCWD set value.

Figure 14.2 shows an example of watchdog timer operation.




Figure 14.2 Example of Watchdog Timer Operation

RENESAS

14.3.2 Interval Timer Mode

Figure 14.3 shows the operation in interval timer mode. To use the WDT as an interval timer, set the WT/\overline{IT} bit in TCSRWD2 to 1.

When the WDT is used as an interval timer, an interval timer interrupt request is generated each time the TCNT overflows. Therefore, an interval timer interrupt can be generated at intervals.




Figure 14.3 Interval Timer Mode Operation

14.3.3 Timing of Overflow Flag (OVF) Setting

Figure 14.4 shows the timing of the OVF flag setting. The OVF flag in TCSRWD2 is set to 1 if TCNT overflows. At the same time, a reset signal is output in watchdog timer mode and an interval timer interrupt is generated in interval timer mode.




Figure 14.4 Timing of OVF Flag Setting

RENESAS

14.4 Interrupt

During interval timer mode operation, an overflow generates an interval timer interrupt. The interval timer interrupt is requested whenever the OVF flag is set to 1 while the IEOVF bit in TCSRWD2 is set to 1. The OVF flag must be cleared to 0 in the interrupt handling routine.

14.5 Usage Notes

14.5.1 Switching between Watchdog Timer Mode and Interval Timer Mode

If the mode is switched between watchdog timer and interval timer, while the WDT is operating, errors could occur in the incrementation. Software must stop the watchdog timer (by clearing the WDON bit to 0) before switching the mode.

14.5.2 Module Standby Mode Control

The WDCKSTP bit in CKSTPR2 is valid when the WDON bit in the timer control/status register 1 (TCSRWD1) is cleared to 0. The WDCKSTP bit can be cleared to 0 while the WDON bit is set to 1 (while the watchdog timer is operating). However, the watchdog timer does not enter module standby mode but continues operating. When the WDON bit is cleared to 0 by software after the watchdog timer stops operating, the WDCKSTP bit is valid at the same time and the watchdog timer enters module standby mode.



Section 15 Serial Communication Interface 3 (SCI3, IrDA)

The serial communication interface 3 (SCI3) can handle both asynchronous and clocked synchronous serial communication. In the asynchronous method, serial data communication can be carried out using standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or an Asynchronous Communication Interface Adapter (ACIA).

The SCI3_1 can transmit and receive IrDA communication waveforms based on the Infrared Data Association (IrDA) standard version 1.0.

15.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- On-chip baud rate generator, internal clock, or external clock can be selected as a transfer clock source.
- Six interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, and parity error.

• Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)

Asynchronous mode

- Data length: 7, 8, or 5 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RXD32 pin level directly in the case of a framing error

Note: When using serial communication interface 3 in the masked ROM version, do not use the on-chip oscillator.

Clocked synchronous mode


- Data length: 8 bits
- Receive error detection: Overrun errors detected

Table 15.1 SCI3 Channel Configuration

Channel	Abbreviation	Pin* ¹	Register* ²	Register Address
Channel 1	SCI3_1	SCK31	SMR3_1	H'FF98
		RXD31	BRR3_1	H'FF99
		TXD31	SCR3_1	H'FF9A
			TDR3_1	H'FF9B
			SSR3_1	H'FF9C
			RDR3_1	H'FF9D
			RSR3_1	_
			TSR3_1	
			IrCR	H'FFA7
Channel 2	SCI3_2	SCK32	SMR3_2	H'FFA8
		RXD32	BRR3_2	H'FFA9
		TXD32	SCR3_2	H'FFAA
			TDR3_2	H'FFAB
			SSR3_2	H'FFAC
			RDR3_2	H'FFAD
			RSR3_2	—
			TSR3_2	

Notes: 1. Pin names SCK3, RXD3, and TXD3 are used in the text for all channels, omitting the channel designation.

2. In the text, channel description is omitted for registers and bits.






Figure 15.1 (1) Block Diagram of SCI3_1

RENESAS




Figure 15.1 (2) Block Diagram of SCI3_2



15.2 Input/Output Pins

Table 15.2 shows the SCI3 pin configuration.

Table 15.2 Pin Configuration

Pin Name	Abbreviati on	I/O	Function	
SCI3 clock	SCK31, SCK32	I/O	SCI3 clock input/output	
SCI3 receive data input	RXD31, RXD32	Input	SCI3 receive data input	
SCI3 transmit data output	TXD31, TXD32	Output	SCI3 transmit data output	

15.3 Register Descriptions

The SCI3 has the following registers for each channel.

- Receive shift register 3 (RSR3)*
- Receive data register 3 (RDR3)*
- Transmit shift register 3 (TSR3)*
- Transmit data register 3 (TDR3)*
- Serial mode register 3 (SMR3)*
- Serial control register 3 (SCR3)*
- Serial status register 3 (SSR3)*
- Bit rate register 3 (BRR3)*
- Serial port control register (SPCR)
- IrDA control register (IrCR)
- Note: * These register names are abbreviated to RSR, RDR, TSR, TDR, SMR, SCR, SSR, and BRR in the text.



15.3.1 Receive Shift Register (RSR)

RSR is a shift register that receives serial data input from the RXD31 or RXD32 pin and converts it into parallel data. When one byte of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

15.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI3 has received one byte of serial data, it transfers the received serial data from RSR to RDR, where it is stored. After this, RSR is receive-enabled. As RSR and RDR function as a double buffer in this way, continuous receive operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR only once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

RDR is initialized to H'00 by a reset or in standby mode, watch mode, or module standby mode.

15.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI3 first transfers transmit data from TDR to TSR automatically, then sends the data that starts from the LSB to the TXD31 or TXD32 pin. Data transfer from TDR to TSR is not performed if no data has been written to TDR (if the TDRE bit in SSR is set to 1). TSR cannot be directly accessed by the CPU.

15.3.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for transmission. When the SCI3 detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The doublebuffered structure of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR during transmission of one-frame data, the SCI3 transfers the written data to TSR to continue transmission. To achieve reliable serial transmission, write transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TDR is initialized to H'FF.

TDR is initialized to H'FF by a reset or in standby mode, watch mode, or module standby mode.



15.3.5 Serial Mode Register (SMR)

SMR sets the SCI3's serial communication format and selects the clock source for the on-chip baud rate generator.

SMR is initialized to H'00 by a reset or in standby mode, watch mode, or module standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	СОМ	0	R/W	Communication Mode
				0: Asynchronous mode
				1: Clocked synchronous mode
6	CHR	0	R/W	Character Length (enabled only in asynchronous mode)
				0: Selects 8 or 5 bits as the data length.
				1: Selects 7 or 5 bits as the data length.
				When 7-bit data is selected. the MSB (bit 7) in TDR is not transmitted. To select 5 bits as the data length, set 1 to both the PE and MP bits. The three most significant bits (bits 7, 6, and 5) in TDR are not transmitted. In clocked synchronous mode, the data length is fixed to 8 bits regardless of the CHR bit setting.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. In clocked synchronous mode, parity bit addition and checking is not performed regardless of the PE bit setting.

Bit	Bit Name	Initial Value	R/W	Description
4	PM	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
				When even parity is selected, a parity bit is added in transmission so that the total number of 1 bits in the transmit data plus the parity bit is an even number, in reception, a check is carried out to confirm that the number of 1 bits in the receive data plus the parity bit is an even number.
				When odd parity is selected, a parity bit is added in transmission so that the total number of 1 bits in the transmit data plus the parity bit is an odd number, in reception, a check is carried out to confirm that the number of 1 bits in the receive data plus the parity bit is an odd number.
				If parity bit addition and checking is disabled in clocked synchronous mode and asynchronous mode, the PM bit setting is invalid.
3	STOP	0	R/W	Stop Bit Length (enabled only in asynchronous mode)
				Selects the stop bit length in transmission.
				0: 1 stop bit
				1: 2 stop bits
				For reception, only the first stop bit is checked, regardless of the value in the bit. If the second stop bit is 0, it is treated as the start bit of the next transmit character.
2	MP	0	R/W	5-Bit Communication
				When this bit is set to 1, the 5-bit communication format is enabled. When writing 1 to this bit, always write 1 to bit 5 (RE) at the same time. In addition, 1 must be written to bit 3 (MPIE) in the serial control register (SCR) before writing 1 to this bit.

Bit	Bit Name	Initial Value	R/W	Description
1	CKS1	0	R/W	Clock Select 0 and 1
0	CKS0	0	R/W	These bits select the clock source for the on-chip baud rate generator.
				00:
				01: $\phi w/2$ or ϕw clock (n = 1)
				10:
				11: φ/64 clock (n = 3)
				When the setting value is 01 in active (medium- speed/high-speed) mode and sleep (medium- speed/high-speed) mode ϕ w/2 clock is set. In subacive mode and subsleep mode, ϕ w clock is set. The SCI3 is enabled only, when ϕ w/2 is selected for the CPU operating clock.
				For the relationship between the bit rate register setting and the baud rate, see section 15.3.8, Bit Rate Register (BRR). n is the decimal representation of the value of n in BRR (see section 15.3.8, Bit Rate Register (BRR)).

15.3.6 Serial Control Register (SCR)

SCR enables or disables SCI3 transfer operations and interrupt requests, and selects the transfer clock source. For details on interrupt requests, refer to section 15.8, Interrupt Requests.

SCR is initialized to H'00 by a reset or in standby mode, watch mode, or module standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
		-		When this bit is set to 1, the TXI (TXI32) interrupt request is enabled. TXI (TXI32) can be released by clearing the TDRE it or TI bit to 0.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt requests are enabled.
				RXI (RXI32) and ERI (ERI32) can be released by clearing the RDRF bit or the FER, PER, or OER error flag to 0, or by clearing the RIE bit to 0.
5	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is enabled. When this bit is 0, the TDRE bit in SSR is fixed at 1. When transmit data is written to TDR while this bit is 1, Bit TDRE in SSR is cleared to 0 and serial data tansmission is started. Be sure to carry out SMR settings, and setting of bit SPC31 or SPC32 in SPCR, to decide the transmission format before setting bit TE to 1.
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled. In this state, serial data reception is started when a start bit is detected in asynchronous mode or serial clock input is detected in clocked synchronous mode. Be sure to carry out the SMR settings to decide the reception format before setting bit RE to 1.
				Note that the RDRF, FER, PER, and OER flags in SSR are not affected when bit RE is cleared to 0, and retain their previous state

erved smit End Interrupt Enable
amit End Interrupt Engble
Sinit End interrupt Enable
n this bit is set to 1, the TEI interrupt request is led. TEI can be released by clearing bit TDRE to 0 clearing bit TEND to 0 in SSR, or by clearing bit to 0.
k Enable 0 and 1
ct the clock source.
chronous mode:
nternal baud rate generator (SCK31 or SCK32 pin unctions as an I/O port)
nternal baud rate generator (Outputs a clock of the ame frequency as the bit rate from the SCK31 or SCK32 pin)
External clock (Inputs a clock with a frequency 16 mes the bit rate from the SCK31 or SCK32 pin)
Reserved
ked synchronous mode:
nternal clock (SCK31 or SCK32 pin functions as lock output)
Reserved
External clock (SCK31 or SCK32 pin functions as lock input)
Reserved



15.3.7 Serial Status Register (SSR)

SSR consists of status flags of the SCI3 and multiprocessor bits for transfer. 1 cannot be written to flags TDRE, RDRF, OER, PER, and FER; they can only be cleared.

SSR is initialized to H'84 by a reset or in standby mode, watch mode, or module standby mode.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TDRE	1	R/(W)*	Transmit Data Register Empty
				Indicates that transmit data is stored in TDR.
				[Setting conditions]
				• When the TE bit in SCR is 0
				When data is transferred from TDR to TSR
				[Clearing conditions]
				• When 0 is written to TDRE after reading TDRE = 1
				When the transmit data is written to TDR
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates that the received data is stored in RDR.
				[Setting condition]
				When serial reception ends normally and receive data is transferred from RSR to RDR
				[Clearing conditions]
				• When 0 is written to RDRF after reading RDRF = 1
				When data is read from RDR
				If an error is detected in reception, or if the RE bit in SCR has been cleared to 0, RDR and bit RDRF are not affected and retain their previous state.
				Note that if data reception is completed while bit RDRF is still set to 1, an overrun error (OER) will occur and the receive data will be lost.



Bit	Bit Name	Initial Value	R/W	Description					
5	OER	0	R/(W)*	Overrun Error					
				[Setting condition]					
				When an overrun error occurs in reception					
				[Clearing condition]					
				• When 0 is written to OER after reading OER = 1					
				When bit RE in SCR is cleared to 0, bit OER is not affected and retains its previous state.					
				When an overrun error occurs, RDR retains the receive data it held before the overrun error occurred, and data received after the error is lost. Reception cannot be continued with bit OER set to 1, and in clocked synchronous mode, transmission cannot be continued either.					
4	FER	0	R/(W)*	Framing Error					
				[Setting condition]					
				When a framing error occurs in reception					
				[Clearing condition]					
				• When 0 is written to FER after reading FER = 1					
				When bit RE in SCR is cleared to 0, bit FER is not affected and retains its previous state.					
				Note that, in 2-stop-bit mode, only the first stop bit is checked for a value of 1, and the second stop bit is no checked. When a framing error occurs, the receive data is transferred to RDR but bit RDRF is not set. Reception cannot be continued with bit FER set to 1. I clocked synchronous mode, neither transmission nor reception is possible when bit FER is set to 1.					

Bit	Bit Name	Initial Value	R/W	Description
3	PER	0	R/(W)*	Parity Error
				[Setting condition]
				When a parity error is generated during reception
				[Clearing condition]
				• When 0 is written to PER after reading PER = 1
				When bit RE in SCR is cleared to 0, bit PER is not affected and retains its previous state.
				 Receive data in which a parity error has occurred is still transferred to RDR, but bit RDRF is not set. Reception cannot be continued with bit PER set to 1. In clocked synchronous mode, neither transmission nor reception is possible when bit PER is set to 1.
2	TEND	1	R	Transmit End
				[Setting conditions]
				When the TE bit in SCR is 0
				 When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character
				[Clearing conditions]
				• When 0 is written to TDRE after readingTDRE = 1
				When the transmit data is written to TDR
1	MPBR	0	R	Reserved
				This bit is read-only and reserved. It cannot be written to.
0	MPBT	0	R/W	Reserved
				The write value should always be 0.

Note: * Only 0 can be written to clear the flag.

15.3.8 Bit Rate Register (BRR)

BRR is an 8-bit readable/writable register that adjusts the bit rate. BRR is initialized to H'FF. Table 15.3 shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 in SMR in asynchronous mode. Table 15.5 shows the maximum bit rate for each frequency in asynchronous mode. The values shown in both tables 15.3 and 15.5 are values in active (high-speed) mode. Table 15.6 shows the relationship between the N setting in BRR and the n setting in bits CKS1 and CKS0 in SMR in clocked synchronous mode. The values shown in table 15.6 are values in active (high-speed) mode. The N setting in BRR and error for other operating frequencies and bit rates can be obtained by the following formulas:

[Asynchronous Mode]

Active (medium-speed/high-speed) or sleep (medium-speed/high-speed)

$$N = \frac{OSC}{32 \times 2^{2n} \times B} - 1$$

Error (%) = $\frac{B \text{ (bit rate obtained from n, N, } \phi) - R \text{ (bit rate in left-hand column in table 15.3)}}{R \text{ (bit rate in left-hand column in table 15.3)}} \times 100$

Subactive or subsleep

$$N = \frac{OSC}{64 \times 2^{2n} \times B} - 1$$

[Legend] B: Bit rate (bit/s)

N: BRR setting for baud rate generator ($0 \le N \le 255$)

OSC: ϕ_{osc} value (Hz)

n: Baud rate generator input clock number (n = 0, 2, or 3)(The relation between n and the clock is shown in table 15.3)



		32.8	kHz		38.4	kHz		2MF	łz		2.09715	52MHz
Bit Rate (bit/s)	e n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	_	—	_		—		2	35	-1.36	2	36	0.64
150	_	—	_	0	3	0.00	2	25	0.16	2	26	1.14
200	—	_	_	0	2	0.00	2	19	-2.34	3	4	2.40
250	—	1	2.50	_		_	0	249	0.00	3	3	2.40
300	—	_	_	0	1	0.00	0	207	0.16	0	217	0.21
600	_	_	_	0	0	0.00	0	103	0.16	0	108	0.21
1200	—	—	_	_		_	0	51	0.16	0	54	-0.70
2400	—	_	_	_		_	0	25	0.16	0	26	1.14
4800	_	_	_	_	_	_	0	12	0.16	0	13	-2.48
9600	—	—	_	_		_	_	_	_	0	6	-2.48
19200	—	—	_		_	_	_	—	_	—	—	_
31250	—	_	_				0	1	0.00			_
38400				_					_	—		_

Table 15.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1)



		2.457	6MHz		3MF	łz		3.6864	4MHz		4MI	Hz
Bit Rate (bit/s)	e n	N	Error (%)	n	N	Error (%)		N	Error (%)	n	N	Error (%)
110	3	10	-0.83	2	52	0.50	2	64	0.70	2	70	0.03
150	3	7	0.00	2	38	0.16	3	11	0.00	2	51	0.16
200	3	5	0.00	2	28	1.02	3	8	0.00	2	38	0.16
250	2	18	1.05	2	22	1.90	2	28	-0.69	2	30	0.81
300	3	3	0.00	3	4	-2.34	3	5	0.00	2	25	0.16
600	3	1	0.00	0	155	0.16	3	2	0.00	0	207	0.16
1200	3	0	0.00	0	77	0.16	2	5	0.00	0	103	0.16
2400	2	1	0.00	0	38	0.16	2	2	0.00	0	51	0.16
4800	2	0	0.00	0	19	-2.34	0	23	0.00	0	25	0.16
9600	0	7	0.00	0	9	-2.34	0	11	0.00	0	12	0.16
19200	0	3	0.00	0	4	-2.34	0	5	0.00	_	—	—
31250	—		_	0	2	0.00	_		_	0	3	0.00
38400	0	1	0.00	—	_	_	0	2	0.00	_	_	—

Table 15.3 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2)	Table 15.3	Examples of BRR	Settings for Vario	us Bit Rates (Asynchro	onous Mode) (2)
---	------------	-----------------	--------------------	------------------------	-----------------



		4.915	2MHz		5Mł	Ηz		6MH	łz		6.144	MHz
Bit Rate (bit/s)	e n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	86	0.31	2	88	-0.25	2	106	-0.44	2	108	0.08
150	3	15	0.00	2	64	0.16	2	77	0.16	3	19	0.00
200	3	11	0.00	2	48	-0.35	2	58	-0.69	3	14	0.00
250	2	37	1.05	2	38	0.16	2	46	-0.27	3	11	0.00
300	3	7	0.00	2	32	-1.36	2	38	0.16	3	9	0.00
600	3	3	0.00	0	255	1.73	3	4	-2.34	3	4	0.00
1200	3	1	0.00	0	129	0.16	0	155	0.16	2	9	0.00
2400	3	0	0.00	0	64	0.16	0	77	0.16	2	4	0.00
4800	2	1	0.00	0	32	-1.36	0	38	0.16	0	39	0.00
9600	2	0	0.00	2	0	1.73	0	19	-2.34	0	19	0.00
19200	0	7	0.00	0	7	1.73	0	9	-2.34	0	9	0.00
31250	0	4	-1.70	0	4	0.00	0	5	0.00	0	5	2.4
38400	0	3	0.00	0	3	1.73	0	4	-2.34	0	4	0.00

Tuble Tele Enamples of Dirit Settings for Various Dir Rates (insynem onous ritoue) (Table 15.3	Examples of BRR Setting	s for Various Bit Rates	(Asynchronous Mode) (3)
--	------------	-------------------------	-------------------------	-------------------------

		7.3728	BMHz		8MF	Ηz		9.8304	MHz		10M	Hz
Bit Rate (bit/s)	e n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	130	-0.07	2	141	0.03	2	174	-0.26	2	177	-0.25
150	3	23	0.00	2	103	0.16	3	31	0.00	2	129	0.16
200	3	17	0.00	2	77	0.16	3	23	0.00	2	97	-0.35
250	2	57	-0.69	2	62	-0.79	2	76	-0.26	2	77	0.16
300	3	11	0.00	2	51	0.16	3	15	0.00	2	64	0.16
600	3	5	0.00	2	25	0.16	3	7	0.00	2	32	-1.36
1200	3	2	0.00	2	12	0.16	3	3	0.00	2	15	1.73
2400	2	5	0.00	0	103	0.16	3	1	0.00	0	129	0.16
4800	2	2	0.00	0	51	0.16	3	0	0.00	0	64	0.16
9600	0	23	0.00	0	25	0.16	2	1	0.00	0	32	-1.36
19200	0	11	0.00	0	12	0.16	2	0	0.00	0	15	1.73
31250	—	—	_	0	7	0.00	0	9	-1.70	0	9	0.00
38400	0	5	0.00	_			0	7	0.00	0	7	1.73

Table 15.3	Examples of BRR	Settings for Vario	us Bit Rates (Asynchronou	s Mode) (4)
-------------------	-----------------	--------------------	---------------------------	-------------

Table 15.4 Relation between n and Clock

		SMR Setting		
n	Clock	CKS1	CKS0	
0	φ	0	0	
0	$\phi_w/2^{*1}/\phi_w^{*2}$	0	1	
2	ф/16	1	0	
3	ф/64	1	1	

Notes: 1. $\phi_w/2$ clock in active (medium-speed/high-speed) mode and sleep (medium-speed/high-speed) mode

2. ϕ_w clock in subactive mode and subsleep mode In subactive or subsleep mode, the SCI3 can be operated only when CPU clock is $\phi_w/2$.

		Setting		
OSC (MHz)	Maximum Bit Rate (bit/s)	n	Ν	
0.0328	512.5	0	0	
0.0384	600	0	0	
2	62500	0	0	
2.097152	65535	0	0	
2.4576	76800	0	0	
3	93750	0	0	
3.6864	115200	0	0	
4	125000	0	0	
4.9152	153595	0	0	
5	156250	0	0	
6	187500	0	0	
6.144	192000	0	0	
7.3728	230400	0	0	
8	250000	0	0	
9.8304	307200	0	0	
10	312500	0	0	

Table 15.5	Maximum Bit Rate for Each Frequency (Asynchronous Mode)
------------	---

Note: * When CKS1 = 0 and CKS0 = 1 in SMR



ф		32.8 kHz			38.4 kHz			2 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
200	0	20	-2.38	0	23	0.00	2	155	0.16	
250	0	15	2.50	0	18	1.05	2	124	0.00	
300	0	13	-2.38	0	15	0.00	2	103	0.16	
500	0	7	2.50		_		2	62	-0.79	
1k	0	3	2.50			_	2	30	0.81	
2.5k		—	_	—	—		0	199	0.00	
5k						_	0	99	0.00	
10k						_	0	49	0.00	
25k		_	_		_		0	19	0.00	
50k						_	0	9	0.00	
100k		_	_		_		0	4	0.00	
250k		_	_	_	_		0	1	0.00	
500k		_			_		0*	0*	0.00*	
1M		_	_	_	_	_	_	_		

Table 15.6 BRR Settings for Various Bit Rates (Clocked Synchronous M	Iode) (1)	,
--	-----------	---

Note: * Continuous transmission/reception is not possible.



ф		4 MHz			8 MHz			10 MHz		
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	
200	3	77	0.16	3	155	0.16	3	194	0.16	
250	2	249	0.00	3	124	0.00	3	155	0.16	
300	2	207	0.16	3	103	0.16	3	129	0.16	
500	2	124	0.00	2	249	0.00	3	77	0.16	
1k	2	62	-0.79	2	124	0.00	2	155	0.16	
2.5k	2	24	0.00	2	49	0.00	2	62	-0.79	
5k	0	199	0.00	2	24	0.00	2	30	0.81	
10k	0	99	0.00	0	199	0.00	2	15	-2.34	
25k	0	39	0.00	0	79	0.00	0	99	0.00	
50k	0	19	0.00	0	39	0.00	0	49	0.00	
100k	0	9	0.00	0	19	0.00	0	24	0.00	
250k	0	3	0.00	0	7	0.00	0	9	0.00	
500k	0	1	0.00	0	3	0.00	0	4	0.00	
1M	0*	0*	0.00*	0	1	0.00			_	

Table 15.6	BRR Settings for	Various Bit Rates	(Clocked Synchronous Mode) (2)
------------	------------------	-------------------	--------------------------------

Note: * Continuous transmission/reception is not possible.

The value set in BRR is given by the following formula:

Active (medium-speed/high-speed) or sleep (medium-speed/high-speed)

$$N = \frac{OSC}{4 \times 2^{2n} \times B} - 1$$

Subactive or subsleep

$$N = \frac{OSC}{8 \times 2^{2n} \times B} - 1$$

- B: Bit rate (bit/s)
- N: BRR setting for baud rate generator ($0 \le N \le 255$)

OSC: ϕ_{osc} value (Hz)

n: Baud rate generator input clock number (n = 0, 2, or 3)(The relation between n and the clock is shown in table 15.7.)

		SMR Setting					
n	Clock	CKS1	CKS0				
0	φ	0	0				
0	$\phi_w/2^{*1}/\phi_w^{*2}$	0	1				
2	ф/16	1	0				
3	ф/64	1	1				

Table 15.7 Relation between n and Clock

Notes: 1. $\phi_w/2$ clock in active (medium-speed/high-speed) mode and sleep (medium-speed/high-speed) mode

2. ϕ_w clock in subactive or subsleep mode In subactive or subsleep mode, the SCI3_1 and SCI3_2 can be operated only when CPU clock is $\phi_w/2$.

15.3.9 Serial Port Control Register (SPCR)

SPCR selects the functions of the TXD32 and TXD31 pins.

Bit	Bit Name	Initial Value	R/W	Description
7		1		Reserved
6		1	—	These bits are always read as 1 and cannot be modified.
5	SPC32	0	R/W	P32/TXD33 Pin Function Switch
				Selects whether pin P32/TXD32 is used as P32 or as TXD32.
				0: P32 I/O pin
				1: TXD32 output pin
				Set the TE32 bit in SCR32 after setting this bit to 1.
4	SPC31	0	R/W	P42/TXD31 Pin Function Switch
				Selects whether pin P42/TXD31 is used as P42 or as TXD31.
				0: P42 I/O pin
				1: TXD31 output pin
				Set the TE bit in SCR after setting this bit to 1.

Bit	Bit Name	Initial Value	R/W	Description
3	SCINV3	0	R/W	TXD32 Pin Output Data Inversion Switch
				Selects whether the polarity of output data of the TXD32 pin is inverted or not.
				0: Output data of TXD32 pin is not inverted.
				1: Output data of TXD32 pin is inverted.
2	SCINV2	0	R/W	RXD32 Pin Input Data Inversion Switch
				Selects whether the polarity of input data of the RXD32 pin is inverted or not.
				0: Output data of RXD32 pin is not inverted.
				1: Output data of RXD32 pin is inverted.
1	SCINV1	0	R/W	TXD31 Pin Output Data Inversion Switch
				Selects whether the polarity of output data of the TXD31 pin is inverted or not.
				0: Output data of TXD31 pin is not inverted.
				1: Output data of TXD31 pin is inverted.
0	SCINV0	0	R/W	RXD31 Pin Input Data Inversion Switch
				Selects whether the polarity of input data of the RXD31 pin is inverted or not.
				0: Input data of RXD31 pin is not inverted.
				1: Input data of RXD31 pin is inverted.

Note: When the serial port control register is modified, the data being input or output up to that point is inverted immediately after the modification, and an invalid data change is input or output. When modifying the serial port control register, modification must be made in a state in which data changes are invalidated.



15.3.10 IrDA Control Register (IrCR)

IrCR controls the IrDA operation of the SCI3_1.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	IrE	0	R/W	IrDA Enable
				Selects whether the SCI3_1 I/O pins function as the SCI or IrDA.
				0: TXD31/IrTXD or RXD31/IrRXD pin functions as TXD31 or RXD31
				1: TXD31/IrTXD or RXD31/IrRXD pin functions as IrTXD or IrRXD
6	IrCKS2	0	R/W	IrDA Clock Select
5	IrCKS1	0	R/W	If the IrDA function is enabled, these bits set the high-
4	IrCKS0	0	R/W	pulse width when encoding the IrTXD output pulse.
				000: Bit rate \times 3/16
				001:
				010:
				011:
				100:
				101: Setting prohibited
				11x: Setting prohibited
3 to 0	_	0	_	Reserved
				These bits are always read as 0 and cannot be modified.

[Legend] x: Don't care.

15.4 Operation in Asynchronous Mode

Figure 15.2 shows the general format for asynchronous serial communication. One frame consists of a start bit (low level), followed by data (in LSB-first order), a parity bit (high or low level), and finally stop bits (high level). In asynchronous mode, synchronization is performed at the falling edge of the start bit during reception. The data is sampled on the 8th pulse of a clock with a frequency 16 times the bit period, so that the transfer data is latched at the center of each bit. Inside the SCI3, the transmitter and receiver are independent units, enabling full duplex. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer. Table 15.8 shows the 16 data transfer formats that can be set in asynchronous mode. The format is selected by the settings in SMR as shown in table 15.9.




Figure 15.2 Data Format in Asynchronous Communication



15.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK31 (SCK32) pin can be selected as the SCI3's serial clock source, according to the setting of the COM bit in SMR and the CKE0 and CKE1 bits in SCR. When an external clock is input at the SCK31 (SCK32) pin, the clock frequency should be 16 times the bit rate used. For details on selection of the clock source, see table 15.10. When the SCI3 is operated on an internal clock, the clock can be output from the SCK31 (SCK32) pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transfer data, as shown in figure 15.3.




Figure 15.3 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)



	SN	/IR			Serial Data Transfer Format and Frame Length										
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	0	START				8-bit	data				STOP	1	
0	0	0	1	START			1	-	data	1		 	STOP	STOP	
	0		'	START			:	0-01	uata		ı •		STOP	STOP	
0	0	1	0					Se		rohibite	ed				
0	0	1	1							rohibite	ed				
										1	, , ,		, , ,		
0	1	0	0	START				8-bit	data				Р	STOP	
0	1	0	1	START				8-bit	data				Р	STOP	STOP
					1		1	1		1	1	1		.	
0	1	1	0	START		:	5-bit da	ta		STOP					
0	1	1	1	START			5-bit da			STOP	STOP	İ		 	
1	0	0	0	START			:	7-bit	data	:		STOP	İ	1 1 1 1	
1	0	0	1	START	1		1	7-bit	data	1	1	STOP	STOP		
1	0	1	0				-	Se	etting p	rohibite	ed	-	 	 	
					1		1			1	1	1	1	1	
1	0	1	1					Se	etting p	rohibit	ed				
1	1	0	0	START					data		1	Р	STOP	İ	
1	1	0	1	START			1		data		 	Р	STOP	STOP	
1	1	1	0	START			5-bit da			Р	STOP		- - - -	, , , , ,	
1	1	1	1	START			5-bit da			Р	STOP	STOP			

Table 15.8 Data Transfer Formats (Asynchronous Mode)

[Legend]

START: Start bit STOP: Stop bit P: Parity bit

MPB: Multiprocessor bit

		SMR				Data Transfer Format		
Bit 7 COM	Bit 6 CHR	Bit 2 MP	Bit 5 PE	Bit 3 STOP	- Mode	Data Length	Parity Bit	Stop Bit Length
0	0 0 0	0	0	0	Asynchronous	8-bit data	No	1 bit
				1	[–] mode			2 bits
			1	0	_		Yes	1 bit
		1			2 bits			
	1	_	0	0	_	7-bit data	No	1 bit
			1			2 bits		
			1	0	_		Yes	1 bit
				1	_			2 bits
	0	1	0	0	_	Setting		
				1	_	prohibited		
			1	0	_	5-bit data	No	1 bit
				1	_			2 bits
	1	_	0	0	_	Setting		
				1	_	prohibited		
			1	0	_	5-bit data	Yes	1 bit
				1	_			2 bits
1	*	0	*	*	Clocked synchronous mode	8-bit data	No	No

Table 15.9	SMR Settings and Corresponding Data Transfer Formats
I GOIC ICI/	Strik Settings and Corresponding Data Transfer I ormats

[Legend] *: Don't care.

SMR	S	CR							
Bit 7	Bit 1 Bit 0		_	Tra	ransmit/Receive Clock				
COM	CKE1	CKE0	Mode	Clock Source	SCK Pin Function				
0	0	0	Asynchronous mode	Internal	I/O port (SCK31 or SCK32 pin not used)				
		1	_		Outputs clock with same frequency as bit rate				
	1	0	_	External	Inputs clock with frequency 16 times bit rate				
1	0	0	Clocked	Internal	Outputs serial clock				
	1	0	synchronous mode	External	Inputs serial clock				
0	1	1	Reserved (Do no	t specify these com	binations)				
1	0	1	_						
1	1	1	_						

Table 15.10 SMR and SCR Settings and Clock Source Selection



15.4.2 SCI3 Initialization

Follow the flowchart as shown in figure 15.4 to initialize the SCI3. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and OER flags, or the contents of RDR. When the external clock is used in asynchronous mode, the clock must be supplied even during initialization. When the external clock is used in clock is used in clock desynchronous mode, the clock must not be supplied during initialization.




Figure 15.4 Sample SCI3 Initialization Flowchart

15.4.3 Data Transmission

Figure 15.5 shows an example of operation for transmission in asynchronous mode. In transmission, the SCI3 operates as described below.

- 1. The SCI3 monitors the TDRE flag in SSR. If the flag is cleared to 0, the SCI3 recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- After transferring data from TDR to TSR, the SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a TXI31 (TXI32) interrupt request is generated. Continuous transmission is possible because the TXI31 (TXI32) interrupt routine writes next transmit data to TDR before transmission of the current transmit data has been completed.
- 3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
- 4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
- 5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered, in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.
- 6. Figure 15.6 shows a sample flowchart for transmission in asynchronous mode.




Figure 15.5 Example SCI3 Operation in Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)




Figure 15.6 Sample Serial Transmission Flowchart (Asynchronous Mode)

15.4.4 Serial Data Reception

Figure 15.7 shows an example of operation for reception in asynchronous mode. In serial reception, the SCI operates as described below.

- 1. The SCI3 monitors the communication line. If a start bit is detected, the SCI3 performs internal synchronization, receives data in RSR, and checks the parity bit and stop bit.
- Parity check

The SCI3 checks that the number of 1 bits in the receive data conforms to the parity (odd or even) set in bit PM in the serial mode register (SMR).

• Stop bit check

The SCI3 checks that the stop bit is 1. If two stop bits are used, only the first is checked.

• Status check

The SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR.

- 2. If an overrun error occurs (when reception of the next data is completed while the RDRF flag is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI31 (ERI32) interrupt request is generated. Receive data is not transferred to RDR.
- 3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI31 (ERI32) interrupt request is generated.
- 4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI31 (ERI32) interrupt request is generated.
- 5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI31 (RXI32) interrupt request is generated. Continuous reception is possible because the RXI31 (RXI32) interrupt routine reads the receive data transferred to RDR before reception of the next receive data has been completed.






Figure 15.7 Example SCI3 Operation in Reception in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)


Table 15.11 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 15.8 shows a sample flowchart for serial data reception.

SSR Status Flag			9		
RDRF*	OER	FER	PER	Receive Data	Receive Error Type
1	1	0	0	Lost	Overrun error
0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + framing error
1	1	0	1	Lost Overrun error + parity error	
0	0	1	1	Transferred to RDR Framing error + parity error	
1	1	1	1	Lost	Overrun error + framing error + parity error

Table 15.11 SSR Status Flags and Receive Data Handling

Note: * The RDRF flag retains the state it had before data reception. However, note that if RDR is read after an overrun error has occurred in a frame because reading of the receive data in the previous frame was delayed, the RDRF flag will be cleared to 0.





- [1] Read the OER, PER, and FER flags in SSR to identify the error. If a receive error occurs, performs the appropriate error processing.
- [2] Read SSR and check that RDRF = 1, then read the receive data in RDR. The RDRF flag is cleared automatically.
- [3] To continue serial reception, before the stop bit for the current frame is received, read the RDRF flag and read RDR.
 - The RDRF flag is cleared automatically.
- [4] If a receive error occurs, read the OER, PER, and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the OER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can be detected by reading the value of the input port corresponding to the RXD31 (RXD32) pin.

Figure 15.8 Sample Serial Data Reception Flowchart (Asynchronous Mode) (1)




Figure 15.8 Sample Serial Data Reception Flowchart (Asynchronous Mode) (2)

15.5 Operation in Clocked Synchronous Mode

Figure 15.9 shows the general format for clocked synchronous communication. In clocked synchronous mode, data is transmitted or received synchronous with clock pulses. A single character in the transmit data consists of the 8-bit data starting from the LSB. In clocked synchronous serial communication, data on the transmission line is output from one falling edge of the serial clock to the next. In clocked synchronous mode, the SCI3 receives data in synchronous with the rising edge of the serial clock. After 8-bit data is output, the transmission line holds the MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI3, the transmitter and receiver are independent units, enabling full-duplex communication through the use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 15.9 Data Format in Clocked Synchronous Communication

15.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK31 (SCK32) pin can be selected, according to the setting of the COM bit in SMR and CKE0 and CKE1 bits in SCR. When the SCI3 is operated on an internal clock, the serial clock is output from the SCK31 (SCK32) pin. Eight serial clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high.

15.5.2 SCI3 Initialization

Before transmitting and receiving data, the SCI3 should be initialized as described in a sample flowchart in figure 15.4.

15.5.3 Serial Data Transmission

Figure 15.10 shows an example of SCI3 operation for transmission in clocked synchronous mode. In serial transmission, the SCI3 operates as described below.

- 1. The SCI3 monitors the TDRE flag in SSR, and if the flag is 0, the SCI recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
- 2. The SCI3 sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a TXI31 (TXI32) interrupt request is generated.
- 3. 8-bit data is sent from the TXD31 (TXD32) pin synchronized with the output clock when output clock mode has been specified, and synchronized with the input clock when use of an external clock has been specified. Serial data is transmitted sequentially from the LSB (bit 0), from the TXD31 (TXD32) pin.
- 4. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag maintains the output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI31 (TEI32) is generated.
- 7. The SCK31 (SCK32) pin is fixed high.

Figure 15.11 shows a sample flowchart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (OER, FER, or PER) is set to 1. Make sure that the receive error flags are cleared to 0 before starting transmission.




Figure 15.10 Example of SCI3 Operation in Transmission in Clocked Synchronous Mode




Figure 15.11 Sample Serial Transmission Flowchart (Clocked Synchronous Mode)



15.5.4 Serial Data Reception (Clocked Synchronous Mode)

Figure 15.12 shows an example of SCI3 operation for reception in clocked synchronous mode. In serial reception, the SCI3 operates as described below.

- 1. The SCI3 performs internal initialization synchronous with a synchronous clock input or output, starts receiving data.
- 2. The SCI3 stores the received data in RSR.
- 3. If an overrun error occurs (when reception of the next data is completed while the RDRF flag in SSR is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI31 (ERI32) interrupt request is generated, receive data is not transferred to RDR, and the RDRF flag remains to be set to 1.
- 4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI31 (RXI32) interrupt request is generated.




Figure 15.12 Example of SCI3 Reception Operation in Clocked Synchronous Mode

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 15.13 shows a sample flowchart for serial data reception.




Figure 15.13 Sample Serial Reception Flowchart (Clocked Synchronous Mode)

15.5.5 Simultaneous Serial Data Transmission and Reception

Figure 15.14 shows a sample flowchart for simultaneous serial transmit and receive operations. The following procedure should be used for simultaneous serial data transmit and receive operations. To switch from transmit mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished transmission and the TDRE and TEND flags are set to 1, clear TE to 0. Then simultaneously set TE and RE to 1 with a single instruction. To switch from receive mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished receive mode, after checking that the SCI3 has finished receive mode, after checking that the SCI3 has finished receive mode to simultaneous transmit and receive mode, after checking that the SCI3 has finished reception, clear RE to 0. Then after checking that the RDRF and receive error flags (OER, FER, and PER) are cleared to 0, simultaneously set TE and RE to 1 with a single instruction.




Figure 15.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations (Clocked Synchronous Mode)

15.6 IrDA Operation

IrDA operation can be used with the SCI3_1. Figure 15.15 shows an IrDA block diagram.

If the IrDA function is enabled using the IrE bit in IrCR, the TXD31 and RXD31 pins in the SCI3_1 are allowed to encode and decode the waveform based on the IrDA standard version 1.0 (function as the IrTXD and IrRXD pins). Connecting these pins to the infrared data transceiver/receiver achieves infrared data communication based on the system defined by the IrDA standard version 1.0.

In the system defined by the IrDA standard version 1.0, communication is started at a transfer rate of 9600 bps, which can be modified as required. The IrDA interface provided by this LSI does not incorporate the capability of automatic modification of the transfer rate; the transfer rate must be modified through programming.




Figure 15.15 IrDA Block Diagram

15.6.1 Transmission

During transmission, the output signals from the SCI (UART frames) are converted to IR frames using the IrDA interface (see figure 15.16).

For serial data of level 0, a high-level pulse having a width of 3/16 of the bit rate (1-bit interval) is output (initial setting). The high-level pulse can be selected using the IrCKS2 to IrCKS0 bits in IrCR.

The high-level pulse width is defined to be 1.41 μ s at minimum and (3/16 + 2.5%) × bit rate or (3/16 × bit rate) +1.08 μ s at maximum. For example, when the frequency of system clock ϕ is 10 MHz, a high-level pulse width of at least 1.41 μ s to 1.6 μ s can be specified.

For serial data of level 1, no pulses are output.




Figure 15.16 IrDA Transmission and Reception

15.6.2 Reception

During reception, IR frames are converted to UART frames using the IrDA interface before inputting to the SCI3_1.

Data of level 0 is output each time a high-level pulse is detected and data of level 1 is output when no pulse is detected in a bit cycle. If a pulse has a high-level width of less than $1.41 \,\mu s$, the minimum width allowed, the pulse is recognized as level 0.



15.6.3 High-Level Pulse Width Selection

Table 15.12 shows possible settings for bits IrCKS2 to IrCKS0 (minimum pulse width), and this LSI's operating frequencies and bit rates, for making the pulse width shorter than 3/16 times the bit rate in transmission.

	Bit Rate (bps) (Upper Row) / Bit Interval × 3/16 (μs) (Lower Row)						
Operating Frequency	2400	9600	19200	38400			
φ (MHz)	78.13	19.53	9.77	4.88			
2	010	010	010	010			
2.097152	010	010	010	010			
2.4576	010	010	010	010			
3	011	011	011	011			
3.6864	011	011	011	011			
4.9152	011	011	011	011			
5	011	011	011	011			
6	100	100	100	100			
6.144	100	100	100	100			
7.3728	100	100	100	100			
8	100	100	100	100			
9.8304	100	100	100	100			
10	100	100	100	100			

Table 15.12 IrCKS2 to IrCKS0 Bit Settings

15.7 Interrupt Requests

The SCI3 creates the following six interrupt requests: transmit end, transmit data empty, receive data full, and receive errors (overrun error, framing error, and parity error). Table 15.13 shows the interrupt sources.

Interrupt Requests	Abbreviation	Interrupt Sources
Receive Data Full	RXI	Setting RDRF in SSR
Transmit Data Empty	TXI	Setting TDRE in SSR
Transmission End	TEI	Setting TEND in SSR
Receive Error	ERI	Setting OER, FER, and PER in SSR

Table 15.13 SCI3 Interrupt Requests

Each interrupt request can be enabled or disabled by means of bits TIE and RIE in SCR.

When the TDRE bit in SSR is set to 1, a TXI31 (TXI32) interrupt is requested. When the TEND bit in SSR is set to 1, a TEI31 (TEI32) interrupt is requested. These two interrupts are generated during transmission.

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR is set to 1 before transferring the transmit data to TDR, a TXI31 (TXI32) interrupt request is generated even if the transmit data is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in SCR is set to 1 before transferring the transmit data to TDR, a TEI31 (TEI32) interrupt request is generated even if the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To prevent the generation of these interrupt requests to 1, after transferring the transmit data to TDR.


When the RDRF bit in SSR is set to 1, an RXI31 (RXI32) interrupt is requested, and if any of bits OER, PER, and FER is set to 1, an ERI31 (ERI32) interrupt is requested. These two interrupt requests are generated during reception.


The SCI3 can carry out continuous reception using an RXI31 (RXI32) and continuous transmission using a TXI31 (TXI32).

These interrupts are shown in table 15.14.

Interrupt	Flags	Interrupt Request Conditions	Notes
RXI31 (RXI32)	RDRF RIE	When serial reception is performed normally and receive data is transferred from RSR to RDR, bit RDRF is set to 1, and if bit RIE is set to 1 at this time, an RXI31 (RXI32) is enabled and an interrupt is requested. (See figure 15.17 (a).)	The RXI31 (RXI32) interrupt routine reads the receive data transferred to RDR and clears bit RDRF to 0. Continuous reception can be performed by repeating the above operations until reception of the next RSR data is completed.
TXI31 (TXI32)	TDRE TIE	When TSR is found to be empty (on completion of the previous transmission) and the transmit data placed in TDR is transferred to TSR, bit TDRE is set to 1. If bit TIE is set to 1 at this time, a TXI31 (TXI32) is enabled and an interrupt is requested. (See figure 15.17 (b).)	The TXI31 (TXI32) interrupt routine writes the next transmit data to TDR and clears bit TDRE to 0. Continuous transmission can be performed by repeating the above operations until the data transferred to TSR has been transmitted.
TEI31 (TEI32)	TEND TEIE	When the last bit of the character in TSR is transmitted, if bit TDRE is set to 1, bit TEND is set to 1. If bit TEIE is set to 1 at this time, a TEI31 (TEI32) is enabled and an interrupt is requested. (See figure 15.17 (c).)	A TEI31 (TEI32) indicates that the next transmit data has not been written to TDR when the last bit of the transmit character in TSR is transmitted.

Table 15.14 Transmit/Receive Interrupts








Figure 15.17 (b) TDRE Setting and TXI Interrupt




Figure 15.17 (c) TEND Setting and TEI Interrupt

15.8 Usage Notes

15.8.1 Break Detection and Processing

When framing error detection is performed, a break can be detected by reading the RXD31 (RXD32) pin value directly. In a break, the input from the RXD31 (RXD32) pin becomes all 0, setting the FER flag, and possibly the PER flag. Note that as the SCI3 continues the receive operation after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

15.8.2 Mark State and Break Sending

Regardless of the value of TE, when the SPCR31 (SPCR32) bit in SPCR is cleared to 0, the TXD31 (TXD32) pin is used as an I/O port whose direction (input or output) and level are determined by PCR and PDR. This can be used to set the TXD31 (TXD32) pin to mark state (high level) or send a break during serial data transmission. To maintain the communication line at mark state (1) until SPCR31 (SPCR32) in SPCR is set to 1, set both PCR and PDR to 1. As SPCR31 (SPCR32) in SPCR is cleared to 0 at this point, the TXD31 (TXD32) pin becomes an I/O port, and 1 is output from the TXD31 (TXD32) pin. To send a break during serial transmission, first set PCR to 1 and PDR to 0, and then clear SPCR31 (SPCR32) and TE to 0. If TE is cleared to 0 immediately after SPCR31 (SPCR32) is cleared to 0, the transmitter is initialized regardless of the current transmission state after TE is cleared, and when SPCR31 (SPCR32) is cleared to 0 the TXD31 (TXD32) pin becomes an I/O port and 0 is output from it.

15.8.3 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to 1, even if the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.



15.8.4 Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI3 operates on a basic clock with a frequency of 16 times the transfer rate. In reception, the SCI3 samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Receive data is latched internally at the rising edge of the 8th pulse of the basic clock as shown in figure 15.18.

Thus, the reception margin in asynchronous mode is given by formula (1) below.

$$M = \left\{ (0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} - (L - 0.5) F \right\} \times 100(\%)$$
... Formula (1)

Where N: Ratio of bit rate to clock (N = 16)

- D: Clock duty (D = 0.5 to 1.0)
- L: Frame length (L = 9 to 12)
- F: Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0.5 in formula (1), the reception margin can be given by the formula.

 $M = \{0.5 - 1/(2 \times 16)\} \times 100 \ [\%] = 46.875\%$

However, this is only the computed value, and a margin of 20% to 30% should be allowed for in system design.




Figure 15.18 Receive Data Sampling Timing in Asynchronous Mode

15.8.5 Note on Switching SCK31 (SCK32) Pin Function

If pin SCK31 (SCK32) is used as a clock output pin by the SCI3 in clocked synchronous mode and is then switched to a general input/output pin (a pin with a different function), the pin outputs a low level signal for half a system clock (ϕ) cycle immediately after it is switched.

This can be prevented by either of the following methods according to the situation.

(1) When SCK31 (SCK32) Function is Switched from Clock Output to Non Clock-Output

When stopping data transfer, issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR to 1 and 0, respectively.

In this case, bit COM in SMR should be left 1. The above prevents the SCK31 (SCK32) pin from being used as a general input/output pin. To avoid an intermediate level of voltage from being applied to the SCK31 (SCK32) pin, the line connected to the SCK31 (SCK32) pin should be pulled up to the V_{cc} level via a resistor, or supplied with output from an external device.

(2) When SCK31 (SCK32) Function is Switched from Clock Output to General Input/Output

When stopping data transfer,

- 1. Issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR to 1 and 0, respectively.
- 2. Clear bit COM in SMR to 0
- 3. Clear bits CKE1 and CKE0 in SCR to 0. Note that special care is also needed here to avoid an intermediate level of voltage from being applied to the SCK31 (SCK32) pin.

15.8.6 Relation between Writing to TDR and Bit TDRE

Bit TDRE in the serial status register (SSR) is a status flag that indicates that data for serial transmission has not been prepared in TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically. When the SCI3 transfers data from TDR to TSR, bit TDRE is set to 1.

Data can be written to TDR irrespective of the state of bit TDRE, but if new data is written to TDR while bit TDRE is cleared to 0, the data previously stored in TDR will be lost if it has not yet been transferred to TSR. Accordingly, to ensure that serial transmission is performed dependably, you should first check that bit TDRE is set to 1, then write the transmit data to TDR only once (not two or more times).

15.8.7 Relation between RDR Reading and bit RDRF

In a receive operation, the SCI3 continually checks the RDRF flag. If bit RDRF is cleared to 0 when reception of one frame ends, normal data reception is completed. If bit RDRF is set to 1, this indicates that an overrun error has occurred.

When the contents of RDR are read, bit RDRF is cleared to 0 automatically. Therefore, if RDR is read more than once, the second and subsequent read operations will be performed while bit RDRF is cleared to 0. Note that, when an RDR read is performed while bit RDRF is cleared to 0, if the read operation coincides with completion of reception of a frame, the next frame of data may be read. This is shown in figure 15.19.




Figure 15.19 Relation between RDR Read Timing and Data

In this case, only a single RDR read operation (not two or more) should be performed after first checking that bit RDRF is set to 1. If two or more reads are performed, the data read the first time should be transferred to RAM, etc., and the RAM contents used. Also, ensure that there is sufficient margin in an RDR read operation before reception of the next frame is completed. To be precise in terms of timing, the RDR read should be completed before bit 7 is transferred in clocked synchronous mode, or before the STOP bit is transferred in asynchronous mode.

15.8.8 Transmit and Receive Operations when Making State Transition

Make sure that transmit and receive operations have completely finished before carrying out state transition processing.

15.8.9 Setting in Subactive or Subsleep Mode

In subactive or subsleep mode, the SCI3 can operate only when the CPU clock is $\phi_w/2$. The SA1 bit in SYSCR2 should be set to 1.

15.8.10 Oscillator when Serial Communication Interface 3 is Used (Supported only by the Masked ROM Version)

When serial communication interface 3 is used in the masked ROM version, do not use the onchip oscillator. For details on selecting the system clock oscillator or on-chip oscillator, see section 5.2.4, On-Chip Oscillator Selection Method (Supported only by the Masked ROM Version).



Section 16 Serial Communication Interface 4 (SCI4)

The serial communication interface 4 (SCI4) can handle clocked synchronous serial communication with the 8-bit buffer. The SCI4 is supported only by the F-ZTAT version. When the on-chip emulator debugger etc. is used, the SCK4, SI4, and SO4 pins in SCI4 are used by the system. Therefore the SCI4 is not available for the user.

16.1 Features

- Eight internal clocks (φ/1024, φ/256, φ/64, φ/32, φ/16, φ/8, φ/4, φ/2) or external clock can be selected as a clock source.
- Receive error detection: Overrun errors detected
- Four interrupt sources Transmit-end, transmit-data-empty, receive-data-full, and overrun error
- Full-duplex communication capability Buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.
- When the on-chip emulator debugger etc. is not used, the SCI4 is available for the user.
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)



Figure 16.1 shows a block diagram of the SCI4.




Figure 16.1 Block Diagram of SCI4

16.2 Input/Output Pins

Table 16.1 shows the SCI4 pin configuration.

Table 16.1 Pin Configuration

Pin Name	Abbreviation	I/O	Function
SCI4 clock	SCK4	I/O	SCI4 clock input/output
SCI4 data input	SI4	Input	SCI4 receive data input
SCI4 data output	SO4	Output	SCI4 transmit data output

16.3 Register Descriptions

The SCI4 has the following registers.

- Serial control register 4 (SCR4)
- Serial control/status register 4 (SCSR4)
- Transmit data register 4 (TDR4)
- Receive data register 4 (RDR4)
- Shift Register 4 (SR4)

16.3.1 Serial Control Register 4 (SCR4)

SCR4 enables or disables interrupt requests and controls SCI4 transfer operations.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				Enables or disables a transmit data empty interrupt (TXI) request when serial transmit data is transferred from TDR4 to SR4 and the TDRE flag in SCSR4 is set to 1. TXI can be cleared by clearing the TDRE flag in SCSR4 to 0 after the flag is read as 1 or clearing this bit to 0.
				0: Transmit data empty interrupt (TXI) request disabled
				1: Transmit data empty interrupt (TXI) request enabled
6	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables a receive data full interrupt (RXI) request and receive error interrupt (ERI) request when serial receive data is transferred from SR4 to RDR4 and the RDRF flag in SCSR4 is set to 1. RXI and ERI can be cleared by clearing the RDRF or ORER flag in SCSR4 to 0 after the flag is read as 1 or clearing this bit to 0.
				0: Receive data full interrupt (RXI) request and receive error interrupt (ERI) request disabled
_				1: Receive data full interrupt (RXI) request and receive error interrupt (ERI) request enabled

-		Initial	-	-
Bit	Bit Name	Value	R/W	Description
5	TEIE	0	R/W	Transmit End Interrupt Enable
				Enables or disables a transmit end interrupt (TEI) request when there is no valid transmit data in TDR4 during transmission of MSB data. TEI can be cleared by clearing the TEND flag in SCSR4 to 0 after the flag is read as 1 or clearing this bit to 0.
				0: Transmit end interrupt (TEI) request disabled
				1: Transmit end interrupt (TEI) request enabled
4	SOL	0	R/W	Extended Data
				Sets the output level of the SO4 pin. When this bit is read, the output level of the SO4 pin is read. The output of the SO4 pin retains the value of the last bit of transmit data after transmission is completed. However, if this bit is changed before or after transmission, the output level of the SO4 pin can be changed. When the output level of the SO4 pin is changed, the SOLP bit should be cleared to 0 and the MOV instruction should be used. Note that this bit should not be changed during transmission because incorrect operation may occur.
				[When reading]
				0: The output level of the SO4 pin is low.
				1: The output level of the SO4 pin is high.
				[When writing]
				0: The output level of the SO4 pin is changed to low.
				1: The output level of the SO4 pin is changed to high.
3	SOLP	1	R/W	SOL Write Protect
				Controls change of the output level of the SO4 pin due to the change of the SOL bit. When the output level of the SO4 pin is changed, the setting of SOL = 1 and SOLP = 0 or SOL = 0 and SOLP = 0 is made by the MOV instruction. This bit is always read as 1.
				0: When writing, the output level is changed according to the value of the SOL pin.
				1: When reading, this bit is always read as 1 and cannot be modified.

Bit	Bit Name	Initial Value	R/W	Description
2	SRES	0	R/W	Forcible Reset
				When the internal sequencer is forcibly initialized, 1 should be written to this bit. When 1 is written to this flag, the internal sequencer is forcibly reset and then this flag is automatically cleared to 0. Note that the values of the internal registers are retained. (The TDRE flag in SCSR4 is set to 1 and the RDRF, ORER, and TEND flags are cleared to 0. The TE and RE bits in SCR4 are cleared to 0.)
				0: Normal operation
				1: Internal sequencer is forcibly reset
1	TE	0	R/W	Transmit Enable
				Enables or disables start of the SCI4 serial transmission. When this bit is cleared to 0, the TERE flag in SCSR4 is fixed to 1. When transmit data is written to TDR4 while this bit is set to 1, the TDRE flag in SCSR4 is automatically cleared to 0 and serial data transmission is started.
				0: Transmission disabled (SO4 pin functions as I/O port)
				1: Transmission enabled (SO4 pin functions as transmit data pin)
0	RE	0	R/W	Receive Enable
				Enables or disables start of the SCI4 serial reception. Note that the RDRF and ORER flags in SCSR4 are not affected even if this bit is cleared to 0, and retain their previous state. Serial data reception is started when the synchronous clock input is detected while this bit is set to 1 (when an external clock is selected). When an internal clock is selected, the synchronous clock is output and serial data reception is started.
				0: Reception disabled (SI4 pin functions as I/O port)
				1: Reception enabled (SI4 pin functions as receive data pin)

16.3.2 Serial Control/Status Register 4 (SCSR4)

SCSR4 indicates the operating state and error state, selects the clock source, and controls the prescaler division ratio.

SCSR4 can be read from or written to by the CPU at any time. 1 cannot be written to flags TDRE, RDRF, ORER, and TEND. To clear these flags to 0, 1 should be read from them in advance.

		Initial			
Bit	Bit Name	Value	R/W	Description	
7	TDRE	1	R/(W)*	Transmit Data Empty	
				Indicates that data is transferred from TDR4 to SR4 and the next serial transmit data can be written to TDR4.	
				[Setting conditions]	
				• When the TE bit in SCR4 is 0	
				 When data is transferred from TDR4 to SR4 and data can be written to TDR4 	
				[Clearing conditions]	
				• When 0 is written to TDRE after reading TDRE = 1	
				When data is written to TDR4	
6	RDRF	0	R/(W)*	Receive Data Full	
				Indicates that the receive data is stored in RDR4.	
				[Setting condition]	
				 When serial reception ends normally and receive data is transferred from SR4 to RDR4 	
				[Clearing conditions]	
				• When 0 is written to RDRF after reading RDRF = 1	
				When data is read from RDR4	



Bit	Bit Name	Initial Value	R/W	Description	
5	ORER	0	R/(W)*	Overrun Error	
				Indicates that an overrun error occurs during reception and then abnormal termination occurs. In transfer mode the output level of the SO4 pin is fixed to low while this flag is set to 1. When the RE bit in SCR4 is cleared to 0, the ORER flag is not affected and retains its previous state. When RDR4 retains the receive data it held before the overrun error occurred, and data received after the error is lost. Reception cannot be continued with the ORER flag set to 1, and transmission cannot be continued either.	
				[Setting condition]	
				 When the next serial reception is completed while RDRF = 1 	
				[Clearing condition]	
				• When 0 is written to ORER after reading ORER = 1	
4	TEND	0	R/(W)*	Transmit End	
				Indicates that the TDRE flag has been set to 1 at transmission of the last bit of transmit data.	
				[Setting condition]	
				• When TDRE = 1 at transmission of the last bit of transmit data	
				[Clearing conditions]	
				• When 0 is written to TEND after reading TEND = 1	
				When data is written to TDR4 with an instruction	
3	CKS3	1	R/W	Clock Source Select and Pin Function	
2	CKS2	0	R/W	Select the clock source to be supplied and set the	
1	CKS1	0	R/W	input/output for the SCK4 pin. The prescaler division ratio and transfer clock cycle when an internal clock is	
0	CKS0	0	R/W	selected are shown in table 16.2. When an external clock is selected, the external clock cycle should be at least $4/\phi$.	

Note: * Only 0 can be written to clear the flag.

Table 16.2 shows a prescaler division ratio and transfer clock cycle.

Bit 3	Bit 2	Bit 1	Bit 0	Prescaler	Transfer	Clock Cycle	e Fun	oction
CKS3	CKS2	CKS1	CKS0	Division Ratio	φ = 5 MHz	φ = 2.5 MHz	Clock Resource	Pin Function
0	0	0	0	ф/1024	204.8 μs	409.6 μs	Internal clock	SCK4 output pin
0	0	0	1	ф/256	51.2 μs	102.4 μs	Internal clock	SCK4 output pin
0	0	1	0	ф/64	12.8 μs	25.6 μs	Internal clock	SCK4 output pin
0	0	1	1	ф/32	6.4 μs	12.8 μs	Internal clock	SCK4 output pin
0	1	0	0	ф/16	3.2 μs	6.4 μs	Internal clock	SCK4 output pin
0	1	0	1	ф/8	1.6 μs	3.2 μs	Internal clock	SCK4 output pin
0	1	1	0	ф/4	0.8 µs	1.6 μs	Internal clock	SCK4 output pin
0	1	1	1	ф/2	_	0.8 µs	Internal clock	SCK4 output pin
1	0	0	0				I/O port (initial value)	
1	0	0	1	—			I/O	port
1	0	1	0	—			I/O	port
1	0	1	1	—		—	I/O	port
1	1	0	0				I/O port	
1	1	0	1				I/O port	
1	1	1	0				I/O port	
1	1	1	1		_		External clock	SCK4 input pin

Table 16.2	Prescaler Division	Ratio and Transfer	Clock Cycle	(Internal Clock)
-------------------	--------------------	---------------------------	-------------	------------------

16.3.3 Transmit Data Register 4 (TDR4)

TDR4 is an 8-bit register that stores data for serial transmission. When the SCI4 detects that SR4 is empty, it transfers the transmit data written in TDR4 to SR4 and starts serial transmission. If the next transmit data is written to TDR4 while serial data in SR4 is being transmitted, continuous serial transmission is possible. TDR4 can be read from or written to by the CPU at any time. TDR4 is initialized to H'FF.

16.3.4 Receive Data Register 4 (RDR4)

RDR4 is an 8-bit register that stores receive data. When the SCI4 has received one byte of serial data, it transfers the received serial data from SR4 to RDR4, where it is stored. Then receive operation is completed. After this, SR4 is receive-enabled. RDR4 cannot be written to by the CPU. RDR4 is initialized to H'00.

16.3.5 Shift Register 4 (SR4)

SR4 is a register that receives or transmits serial data. SR4 cannot be directly read from or written to by the CPU.



16.4 Operation

The SCI4 is a serial communication interface that transmits and receives data in synchronization with a clock pulse and is suitable for high-speed serial communication. The data transfer format is fixed to 8-bit data. The internal clock or external clock can be selected as a clock source. An overrun error during reception can be detected. The transmit and receive units are configured with double buffering mechanism. Since the mechanism enables to write data during transmission and to read data during reception, data is consecutively transmitted and received.

16.4.1 Clock

The eight internal clocks or an external clock can be selected as a transfer clock. When the external clock is selected, the SCK4 pin is a clock input pin. When the internal clock is selected, the SCK4 pin is a synchronous clock output pin. The synchronous clock is output eight pulses for 1-character transmission or reception. While neither transmission nor reception is being performed, the signal is fixed high.

When the internal clock or external clock is not selected according to the combination of the CKS3 to CKS0 bits in SCSR4, the SCK4 pin functions as an I/O port.

16.4.2 Data Transfer Format

Figure 16.2 shows the SCI4 transfer format.




Figure 16.2 Data Transfer Format

In clocked synchronous communication, data on the communication line is output from the falling edge to the next falling edge of the synchronous clock. The data is guaranteed to be settled at the rising edge of the synchronous clock. One character starts with the LSB and ends with the MSB. After transmitting the MSB, the communication line retains the MSB level.

The SCI4 latches data at the rising edge of the synchronous clock on reception. The data transfer format is fixed to 8-bit data. While transmission is stopped, the output level on the SO4 pin can be changed by the SOL setting in SCR4.

16.4.3 Data Transmission/Reception

Before data transmission and reception, clear the TE and RE bits in SCR4 to 0 and then initialize as the following procedure of figure 16.3.

Note: Before changing operating modes or communication format, the TE and RE bits must be cleared to 0. Clearing the TE bit to 0 sets the TDRE flag to 1. Note that clearing the RE bit to 0 does not affect the RDRF or ORER flag and the contents of RDR4. When the external clock is used, the clock must not be supplied during operation including initialization.




Figure 16.3 Flowchart Example of SCI4 Initialization

16.4.4 Data Transmission

Figure 16.4 shows an example flowchart of data transmission. Data transmission should be performed as the following procedure after the SCI4 initialization.




Figure 16.4 Flowchart Example of Data Transmission

During transmission, the SCI4 operates as shown below.

- 1. The SCI4 sets the TE bit to 1 and clears the TDRE flag to 0 when transmit data is written to in TDR4 to transmit data from TDR4 to SR4. After that, the SCI4 sets the TDRE flag to 1 to start transmission. At this time, when the TIE bit in SCR4 is set to 1, a TXI is generated.
- 2. In clock output mode, the SCI4 outputs eight pulses of the synchronous clock. When the external clock is selected, the SCI4 outputs data in synchronization with the input clock.
- 3. Serial data is output from the LSB (bit 0) to MSB (bit 7) on pin SO4. The SCI4 checks the TDRE flag at the timing of outputting the MSB (bit 7).
- 4. When TDRE = 0, data in TDR4 is transmitted to SR4 and then the data of the next frame starts to be transmitted. When TDRE = 1, the SCI4 sets the TEND bit to 1 and holds the output level after transmitting the MSB (bit 7). At this time, when the TEIE bit in SCR4 is set to 1, a TEI is generated.
- 5. After the transmission, the output level on pin SCK4 is fixed high.
- Note: Transmission cannot be performed when the error flag (ORER) which indicates the data reception status is set to 1. Before transmission, confirm that the ORER flag is cleared to 0.

Figure 16.5 shows the example of transmission operation.




Figure 16.5 Transmit Operation Example

16.4.5 Data Reception

Figure 16.6 shows an example flowchart of data reception. Data reception should be performed as the following procedure after the SCI4 initialization.




Figure 16.6 Flowchart Example of Data Reception

During reception, the SCI4 operates as shown below.

- 1. The SCI4 initialization is performed in synchronization with the synchronous clock input or output and starts reception.
- 2. The SCI4 stores received data from the LSB to MSB of SR4.
- 3. After reception, the SCI4 checks that RDRF = 0 and whether receive data is ready for being transferred from SR4 to RDR4.
- 4. When confirms that an overrun error has not occurred, the RDRF bit is set to 1 and the received data is stored in RDR4. At this time, when the RIE bit in SCR4 is set to 1, an RXI is generated. When an overrun error is detected by checking, the ORER flag is set to 1. The RDRF bit retains the previously set value. If the RIE bit in SCR4 is set to 1, an ERI is generated.
- 5. An overrun error is detected when the next data reception is completed with the RDRF bit in SCSR4 set to 1. The received data is not transferred from SR4 to RDR4.
- Note: Reception cannot be performed when the error flag is set to 1. Before reception, confirm that the ORER and RDRF flags are cleared to 0.




Figure 16.7 shows an operation example of reception.

Figure 16.7 Receive Operation Example

16.4.6 Simultaneous Data Transmission and Reception

Figure 16.8 shows an example flowchart of simultaneous data transmission and reception. Simultaneous data transmission and reception should be performed as the following procedure after the SCI4 initialization.




Figure 16.8 Flowchart Example of Simultaneous Transmission and Reception

- Notes: 1. When switching from transmission to simultaneous data transmission and reception, confirm that the SCI4 completes transmission and both the TDRE and TEND bits are set to 1. After that, clear the TE bit to 0 and then set both the TE and RE bits to 1.
 - 2. When switching from reception to simultaneous data transmission and reception, confirm that the SCI4 completes reception and both the RDRF and ORER flags are cleared to 0 after clearing the RE bit to 0. After that, set both the TE and RE bits to 1.

16.5 Interrupt Sources

The SCI4 has four interrupt sources: transmit end, transmit data empty, receive data full, and receive error (overrun error).

Table 16.3 lists the descriptions of the interrupt sources.

Abbreviation	Condition	Interrupt Source
RXI	RIE = 1	Receive data full (RDRF)
ТХІ	TIE = 1	Transmit data empty (TDRE)
TEI	TEIE = 1	Transmit end (TEND)
ERI	RIE = 1	Receive error (ORER)

 Table 16.3
 SCI4 Interrupt Sources

The interrupt requests can be enabled/disabled by the TIE and RIE bits in SCR4.

When the TDRE flag in SCSR4 is set to 1, a TXI is generated. When the TEND bit in SCSR4 is set to 1, a TEI is generated. These two interrupt requests are generated during transmission.

The TDRE flag in SCSR4 is initialized to 1. Therefore, if a TXI request is enabled by setting the TIE bit in SCR4 to 1 before transmit data is transferred to TDR4, a TXI is generated even when transmit data is not ready.

If transmit data is transferred to TDR4 in the interrupt handling routine, these interrupt requests can be effectively used.

To avoid the occurrence of the interrupt requests (TXI and TEI), clear the corresponding interrupt enable bits (TIE and TEIE) to 0 after transmit data is transferred to TDR4.

When the RDRF bit in SCSR4 is set to 1, an RXI is generated. When the ORER flag is set to 1, an ERI is generated. These two interrupt requests are generated during reception.

16.6 Usage Notes

When using the SCI4, keep in mind the following.

16.6.1 Relationship between Writing to TDR4 and TDRE

The TDRE flag in SCSR4 is a status flag that indicates that data to be transmitted has not been stored in TDR4. When writing data to TDR4, the TDRE flag is automatically cleared to 0. The TDRE flag is set to 1 when the SCI4 transfers data from TDR4 to SR4.

Data is written to TDR4 regardless of the TDRE flag value. However, if data is written to TDR4 with TDRE = 0, the previous data is lost unless the previous data has been transferred to SR4. Accordingly, to ensure transmission, writing transmit data to TDR4 must be performed once after confirming that the TDRE flag has been set to 1. (Do not write more than once.)

16.6.2 Receive Error Flag and Transmission

While the receive error flag (ORER) is set to 1, transmission cannot be started even if the TDRE flag is cleared to 0. To start transmission, the ORER flag must be cleared to 0.

Note that the ORER flag cannot be cleared to 0 even if the RE bit is cleared to 0.

16.6.3 Relationship between Reading RDR4 and RDRF

The SCI4 always checks the RDRF flag status during reception. When the RDRF flag is cleared to 0 at the end of a frame, the reception is completed without error. When the RDRF flag is set to 1, it indicates that an overrun has occurred.

Since reading RDR4 clears the RDRF flag to 0 automatically, if RDR4 is read twice or more, the data is read with the RDRF flag cleared to 0. In this case, when the timing of the read operation matches that of the data reception of the next frame, the read data may be the next frame data. Figure 16.9 shows this operation.






Figure 16.9 Relationship between Reading RDR4 and RDRF

In this case, RDR4 must be read only once after confirming RDRF = 1. If reading RDR4 twice or more, store the read data in the RAM, and use the stored data. In addition, there should be a margin from the timing of reading RDR4 to completion of the next frame reception. (Reading RDR4 should be completed before the bit 7 transfer.)

16.6.4 SCK4 Output Waveform when Internal Clock of $\phi/2$ is Selected

When the internal clock of $\phi/2$ is selected by the CKS3 to CKS0 bits in SCSR4 and continuous transmission or reception is performed, one pulse of high period is lengthened after eight pulses of the clock has been output as shown in figure 16.10.




Figure 16.10 Transfer Format when Internal Clock of $\phi/2$ is Selected



Section 17 14-Bit PWM

This LSI has an on-chip 14-bit pulse width modulator (PWM) with two channels. Connecting the PWM to the low-pass filter enables the PWM to be used as a D/A converter. The standard PWM or pulse-division type PWM can be selected by software. Figure 17.1 shows a block diagram of the 14-bit PWM.

17.1 Features

• Choice of four conversion periods

A conversion period of 131,072/ ϕ with a minimum modulation width of 8/ ϕ , a conversion period of 65,536/ ϕ with a minimum modulation width of 4/ ϕ , a conversion period of 32,768/ ϕ with a minimum modulation width of 2/ ϕ , or a conversion period of 16,384/ ϕ with a minimum modulation width of 1/ ϕ , can be selected.

- Pulse division method for less ripple
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)
- The standard PWM or pulse-division type PWM can be selected by software.




Figure 17.1 Block Diagram of 14-Bit PWM

17.2 Input/Output Pins

Table 17.1 shows the 14-bit PWM pin configuration.

Table 17.1 Pin Configuration

Name	Abbreviation	I/O	Function
PWM1 output pin	PWM1	Output	Standard PWM/pulse-division type PWM waveform output (PWM1)
PWM2 output pin	PWM2	Output	Standard PWM/pulse-division type PWM waveform output (PWM2)

17.3 Register Descriptions

The 14-bit PWM has the following registers.

- PWM1 control register (PWCR1)
- PWM1 data register (PWDR1)
- PWM2 control register (PWCR2)
- PWM2 data register (PWDR2)

17.3.1 PWM Control Register (PWCR)

PWCR selects the input clocks and selects whether the standard PWM or pulse-division type PWM is used.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
2	PWCRm2	0	W	PWM Output Waveform Select
				Selects whether the standard PWM waveform or pulse- division type PWM waveform is output.
				0: Pulse-division type PWM waveform is output
				1: Standard PWM waveform is output

Bit	Bit Name	Initial Value	R/W	Description
1	PWCRm1	0	W	Clock Select 1 and 0
0	PWCRm0	0	W	Select the clock supplied to the 14-bit PWM. These bits are write-only bits and always read as 1.
				00: The input clock is $\phi/2$ (t $\phi^* = 2/\phi$)
				 A conversion period is 16,384/φ, with a minimum modulation width of 1/φ
				01: The input clock is $\phi/4$ (t $\phi^* = 4/\phi$)
				 A conversion period is 32,768/φ, with a minimum modulation width of 2/φ
				10: The input clock is $\phi/8$ (t $\phi^* = 8/\phi$)
				 — A conversion period is 65,536/φ, with a minimum modulation width of 4/φ
				11: The input clock is $\phi/16$ (t $\phi^* = 16/\phi$)
				 — A conversion period is 131,072/φ, with a minimum modulation width of 8/φ
Note:	* to: Period	of PWM clo	ock input	

Note: * to: Period of PWM clock inp m = 2 or 1

17.3.2 PWM Data Register (PWDR)

PWDR is a 14-bit write-only register. PWDR indicates high level width in one PWM waveform cycle when the pulse-division type PWM is selected.

When data is written to the lower 14 bits of PWDR, the contents are latched in the PWM waveform generator and the PWM waveform generation data is updated.

The initial value of PWDR is 0, and it is always read as H'FFFF.

Always write to this register in word size.

17.4 Operation

17.4.1 Pulse-Division Type PWM Operating Principle

In pulse-division type PWM, the high and low periods of normal PWM output are divided into equal segments and output alternately. This is done to reduce ripple when using a low-pass filter as a D/A converter. Figure 17.2 shows an example of division by four. With 14-bit PWM, the division is into 64 pulses.




Figure 17.2 Example of Pulse-Division Type PWM Using Division by Four

17.4.2 Pulse-Division Type PWM Setting Method

When using the pulse-division type PWM, set the registers in this sequence:

- 1. Set the PWM1 or PWM2 bit in PMR9 (corresponding to the PWM channel used) to 1 to set the P90/PWM1 or P91/PWM2 pin to function as a PWM pin.
- 2. Set PWCR to define one conversion period.
- 3. Set the output waveform data in PWDR. When the data is written to PWDR, the contents are latched in the PWM waveform generator, and the PWM waveform generation data is updated.

17.4.3 Pulse-Div ision Type PWM Operating

One conversion period consists of 64 pulses, as shown in figure 17.3. The total high-level width during this period ($T_{\rm H}$) corresponds to the data in PWDR. Table 17.2 shows this relation.




Figure 17.3 PWM Output Waveform

Table 17.2 Correspondence Between PWCR, PWRD, and Output Waveform

PWCF	Rm Setting Value	One Conversion	Т.,	t _{fn (n = 1 to 64)}	
PWCRm1	PWCRm0	Period [tcyc]	[tcyc]	[tcyc]	
0	0	16384	(PWDRm+64) * 1	256	
0	1	32768	(PWDRm+64) * 2	512	
1	0	65536	(PWDRm+64) * 4	1024	
1	1	131072	(PWDRm+64) * 8	2048	

Note: m = 2, 1

17.4.4 Setting for Standard PWM Operation

When using the standard PWM, set the registers in this sequence:

- 1. Set the PWM1 or PWM2 bit in PMR9 (according to the PWM channel used) to 1 to set the P90/PWM1 or P91/PWM2 pin to function as a PWM pin.
- 2. Set PWCRm2 to 1 to select the standard PWM waveform. (m = 2 or 1)
- 3. Set the event counter PWM in the asynchronous event counter. For the setting method, see description of the event counter PWM operation in the asynchronous event counter.
- 4. The PWM pin outputs the PWM waveform set by the event counter.
- Note: When the standard waveform is used, 16-bit counter operation, 8-bit counter operation, and IRQAEC operation for the asynchronous event counter are not available because the PWM for the asynchronous event counter is used.

When the IECPWM signal of the asynchronous event counter goes high, ECH and ECL increment. However, when the signal goes low, these counters stop. (For details, refer to section 13.4, Operation.)

17.5 PWM Operating States

The PWM operating states are shown in table 17.3.

Table 17.3 PWM Operating States

Operating Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module Standby
PWCRm	Reset	Functions	Functions	Retained	Functions*	Retained	Retained	Retained
PWDRm	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
NI I	0 4							

Notes: m = 2 or 1

* Write-enabled

17.6 Usage Notes

17.6.1 Timing of Effect on PWM Waveform After Writing to PWDR

If PWDR is rewritten during PWM waveform output, the effects on the PWM waveform are as follows, depending on the timing of the write operation:

(1) Write performed during low-level output.

New setting takes effect from next pulse.

- (2) Write performed during low-level output.
 - a. Duty increased.

New setting takes effect immediately after write.

- b. Duty decreased.
 - High width at time of write exceeds PWDR high width after write. High-level output for one pulse period.
 - High width at time of write does not exceed PWDR high width after write. New setting takes effect immediately after write.

Section 18 A/D Converter

This LSI includes a successive approximation type 10-bit A/D converter that allows up to eight analog input channels to be selected. The block diagram of the A/D converter is shown in figure 18.1.

18.1 Features

- 10-bit resolution
- Input channels: Eight channels
- High-speed conversion: 12.4 µs per channel (at 5-MHz operation)
- Sample and hold function
- Conversion start method

A/D conversion can be started by software and external trigger.

• Interrupt source

An A/D conversion end interrupt request can be generated.

• Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)




Figure 18.1 Block Diagram of A/D Converter

18.2 Input/Output Pins

Table 18.1 shows the input pins used by the A/D converter.

Table 18.1 Pin Configuration

Pin Name	Abbreviation	I/O	Function
Analog power supply pin	AVcc	Input	Power supply and reference voltage of analog part
Analog ground pin	AVss	Input	Ground and reference voltage of analog part
Analog input pin 0	AN0	Input	Analog input pins
Analog input pin 1	AN1	Input	
Analog input pin 2	AN2	Input	
Analog input pin 3	AN3	Input	
Analog input pin 4	AN4	Input	
Analog input pin 5	AN5	Input	
Analog input pin 6	AN6	Input	
Analog input pin 7	AN7	Input	
External trigger input pin	ADTRG	Input	External trigger input that controls the A/D conversion start.

18.3 Register Descriptions

The A/D converter has the following registers.

- A/D result register (ADRR)
- A/D mode register (AMR)
- A/D start register (ADSR)

18.3.1 A/D Result Register (ADRR)

ADRR is a 16-bit read-only register that stores the results of A/D conversion. The upper 10 bits of the data are stored in ADRR. ADRR can be read by the CPU at any time, but the ADRR value during A/D conversion is undefined. After A/D conversion is completed, the conversion result is stored as 10-bit data, and this data is retained until the next conversion operation starts. The initial value of ADRR is undefined.

Always read this register in word size.

18.3.2 A/D Mode Register (AMR)

AMR sets the A/D conversion time, and selects the external trigger and analog input pins.

Bit	Bit Name	Initial Value	R/W	Description
7	CKS	0	R/W	Clock Select
				Selects the clock source for A/D conversion.
				0: $\phi/4$ (conversion time = 62 states (max.) (basic clock = 4))
				1: $\phi/2$ (conversion time = 31 states (max.) (basic clock = 4))
6	TRGE	0	R/W	External Trigger Select
				Enables or disables the A/D conversion start by the external trigger input.
				 Disables the A/D conversion start by the external trigger input.
				 Starts A/D conversion at the rising or falling edge of the ADTRG pin
				The edge of the ADTRG pin is selected by the ADTRGNEG bit in IEGR.
5	_	1	_	Reserved
4	—	1	—	These bits are always read as 1 and cannot be modified.
3	CH3	0	R/W	Channel Select 3 to 0
2	CH2	0	R/W	Select the analog input channel.
1	CH1	0	R/W	00xx: No channel selected
0	CH0	0	R/W	0100: AN0
				0101: AN1
				0110: AN2
				0111: AN3
				1000: AN4
				1001: AN5
				1010: AN6
				1011: AN7
				11xx: Using prohibited
				The channel selection should be made while the ADSF bit is cleared to 0.

[Legend] x: Don't care.

18.3.3 A/D Start Register (ADSR)

ADSR starts and stops the A/D conversion.

Bit	Bit Name	Initial Value	R/W	Description
7	ADSF	0	R/W	When this bit is set to 1, A/D conversion is started. When conversion is completed, the converted data is set in ADRR and at the same time this bit is cleared to 0. If this bit is written to 0, A/D conversion can be forcibly terminated.
6 to 0	—	All 1	—	Reserved
				These bits are always read as 1 and cannot be modified.

18.4 Operation

The A/D converter operates by successive approximation with 10-bit resolution. When changing the conversion time or analog input channel, in order to prevent incorrect operation, first clear the bit ADSF to 0 in ADSR.

18.4.1 A/D Conversion

- 1. A/D conversion is started from the selected channel when the ADSF bit in ADSR is set to 1, according to software.
- 2. When A/D conversion is completed, the result is transferred to the A/D result register.
- 3. On completion of conversion, the IRRAD flag in IRR2 is set to 1. If the IENAD bit in IENR2 is set to 1 at this time, an A/D conversion end interrupt request is generated.
- 4. The ADSF bit remains set to 1 during A/D conversion. When A/D conversion ends, the ADSF bit is automatically cleared to 0 and the A/D converter enters the wait state.

18.4.2 External Trigger Input Timing

The A/D converter can also start A/D conversion by input of an external trigger signal. External trigger input is enabled at the $\overline{\text{ADTRG}}$ pin when the ADTSTCHG bit in PMRB is set to 1* and TRGE bit in AMR is set to 1. Then when the input signal edge designated in the ADTRGNEG bit in IEGR is detected at the $\overline{\text{ADTRG}}$ pin, the ADSF bit in ADSR will be set to 1, starting A/D conversion.

Figure 18.2 shows the timing.

Note: * The ADTRG input pin is shared with the TEST pin. Therefore when the pin is used as the ADTRG pin, reset should be cleared while the 0-fixed or 1-fixed signal is input to the TEST pin. Then the ADTSTCHG bit should be set to 1 after the TEST signal is fixed.




Figure 18.2 External Trigger Input Timing

18.4.3 Operating States of A/D Converter

Table 18.2 shows the operating states of the A/D converter.

Table 18.2 Operating States of A/D Converter

Operating Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
AMR	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADSR	Reset	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADRR	Retained*	Functions	Functions	Retained	Retained	Retained	Retained	Retained
ADRR			Functions	Retained	Retained	Retained	Retained	Reta

Note: * Undefined at a power-on reset.

18.5 Example of Use

An example of how the A/D converter can be used is given below, using channel 1 (pin AN1) as the analog input channel. Figure 18.3 shows the operation timing.

- 1. Bits CH3 to CH0 in the A/D mode register (AMR) are set to 0101, making pin AN1 the analog input channel. A/D interrupts are enabled by setting bit IENAD to 1, and A/D conversion is started by setting bit ADSF to 1.
- 2. When A/D conversion is completed, bit IRRAD is set to 1, and the A/D conversion result is stored in ADRR. At the same time bit ADSF is cleared to 0, and the A/D converter goes to the idle state.
- 3. Bit IENAD = 1, so an A/D conversion end interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The A/D conversion result is read and processed.
- 6. The A/D interrupt handling routine ends.

If bit ADSF is set to 1 again afterward, A/D conversion starts and steps 2 through 6 take place. Figures 18.4 and 18.5 show flowcharts of procedures for using the A/D converter.






Figure 18.3 Example of A/D Conversion Operation




Figure 18.4 Flowchart of Procedure for Using A/D Converter (Polling by Software)




Figure 18.5 Flowchart of Procedure for Using A/D Converter (Interrupts Used)

18.6 A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

• Resolution

The number of A/D converter digital output codes

• Quantization error

The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 18.6).

Offset error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value 0000000000 to 0000000001 (see figure 18.7).

• Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from 1111111110 to 111111111 (see figure 18.7).

• Nonlinearity error

The error with respect to the ideal A/D conversion characteristics between zero voltage and full-scale voltage. Does not include offset error, full-scale error, or quantization error.

• Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, fullscale error, quantization error, and nonlinearity error.






Figure 18.6 A/D Conversion Accuracy Definitions (1)




Figure 18.7 A/D Conversion Accuracy Definitions (2)

18.7 Usage Notes

18.7.1 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion accuracy is guaranteed for an input signal for which the signal source impedance is 10 k Ω or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 10 k Ω , charging may be insufficient and it may not be possible to guarantee A/D conversion accuracy. If a large capacitance is provided externally as a countermeasure, the input load essentially comprises only the internal input resistance of 10 k Ω , and the signal source impedance can be ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/ μ s or greater) (see figure 18.8).

When converting a high-speed analog signal, a low-impedance buffer should be inserted.

18.7.2 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or act as antennas on the mounting board.




Figure 18.8 Example of Analog Input Circuit

18.7.3 Additional Usage Notes

- 1. ADRR should be read only when the ADSF bit in ADSR is cleared to 0.
- 2. Changing the digital input signal at an adjacent pin during A/D conversion may adversely affect conversion accuracy.
- 3. When A/D conversion is started after clearing module standby mode, wait for 10¢ clock cycles before starting A/D conversion.
- 4. In active mode and sleep mode, the analog power supply current flows in the ladder resistance even when the A/D converter is on standby. Therefore, if the A/D converter is not used, it is recommended that AVcc be connected to the system power supply and the ADCKSTP bit be cleared to 0 in CKSTPR1.





Section 19 LCD Controller/Driver

This LSI has an on-chip segment-type LCD control circuit, LCD driver, and power supply circuit, enabling it to directly drive an LCD panel.

19.1 Features

• Display capacity

Duty Cycle	Internal Driver	
Static	32 SEG	
1/2	32 SEG	
1/3	32 SEG	
1/4	32 SEG	

- LCD RAM capacity
 8 bits × 16 bytes (128 bits)
- Word access to LCD RAM
- The segment output pins can be used as ports. SEG32 to SEG1 pins can be used as ports in groups of four.
- Common output pins not used because of the duty cycle can be used for common doublebuffering (parallel connection).

With 1/2 duty, parallel connection of COM1 to COM2, and of COM3 to COM4, can be used In static mode, parallel connection of COM1 to COM2, COM3, and COM4 can be used

- Choice of 11 frame frequencies
- A or B waveform selectable by software
- On-chip power supply split-resistor
- Display possible in operating modes other than standby mode
- On-chip 3-V constant-voltage power supply circuit

This power circuit can constantly supply 3 V to LCD drive power supply without using Vcc voltage.

- Output of the 3-V constant-voltage power supply circuit adjustable
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)




Figure 19.1 shows a block diagram of the LCD controller/driver.

Figure 19.1 Block Diagram of LCD Controller/Driver

19.2 Input/Output Pins

Table 19.1 shows the LCD controller/driver pin configuration.

Table 19.1 Pin Configuration

Name	Symbol	I/O	Function
Segment output	SEG32 to SEG1	Output	LCD segment drive pins
pins			All pins are multiplexed as port pins (setting programmable)
Common output	COM4 to COM1	Output	LCD common drive pins
pins			Pins can be used in parallel with static or 1/2 duty
LCD power supply pins	V1, V2, V3	_	Used when a bypass capacitor is connected externally, and when an external power supply circuit is used
LCD step-up capacitance pins	C1, C2	_	Capacitance pins for stepping up the LCD drive power supply

19.3 Register Descriptions

The LCD controller/driver has the following registers.

- LCD port control register (LPCR)
- LCD control register (LCR)
- LCD control register 2 (LCR2)
- LCD trimming register (LTRMR)
- BGR control register (BGRMR)
- LCDRAM

19.3.1 LCD Port Control Register (LPCR)

LPCR selects the duty cycle, LCD driver, and pin functions.

Bit	Bit Name	Initial Value	R/W	Description
7	DTS1	0	R/W	Duty Cycle Select 1 and 0
6	DTS0	0	R/W	Common Function Select
5	СМХ	0	R/W	The combination of DTS1 and DTS0 selects static, 1/2, 1/3, or 1/4 duty. CMX specifies whether or not the same waveform is to be output from multiple pins to increase the common drive power when not all common pins are used because of the duty setting.
_				For details, see table 19.2.
4	—		W	Reserved
				Only 0 can be written to this bit.
3	SGS3	0	R/W	Segment Driver Select 3 to 0
2	SGS2	0	R/W	Select the segment drivers to be used.
1	SGS1	0	R/W	For details, see table 19.3.
0	SGS0	0	R/W	

Table 19.2 Duty Cycle and Common Function Selection

Bit 7: DTS1	Bit 6: DTS0	Bit 5: CMX	Duty Cycle	Common Drivers	Notes*
0	0	0	Static	COM1	Leave COM4, COM3, and COM2 in open drain state
		1	_	COM4 to COM1	COM4, COM3, and COM2 output the same waveform as COM1
	1	0	1/2 duty	COM2 to COM1	Leave COM4 and COM3 in open drain state
		1	_	COM4 to COM1	COM4 outputs the same waveform as COM3, and COM2 outputs the same waveform as COM1
1	0	0	1/3 duty	COM3 to COM1	Leave COM4 in open drain state
		1	_	COM4 to COM1	Leave COM4 in open drain state
	1	0	1/4 duty	COM4 to COM1	_
		1	_		

Note: * If SGS3 to SGS0 are set to B'0000, the power supply voltage level of PA0 to PA3 and COM1 to COM4 is Vcc. If the setting of SGS3 to SGS0 is other than B'0000, the power supply voltage level of PA0 to PA3 and COM1 to COM4 is the LCD drive power supply voltage level.

				Function of Pins SEG32 to SEG1							
Bit 3: SGS3		Bit 1: SGS1	Bit 0: SGS0	SEG32 to SEG29	SEG28 to SEG25	SEG24 to SEG21	SEG20 to SEG17	SEG16 to SEG13	SEG12 to SEG9	SEG8to SEG5	SEG4to SEG1
0	0	0	0	Port	Port	Port	Port	Port	Port	Port	Port
			1	Port	Port	Port	Port	Port	Port	Port	SEG
		1	0	Port	Port	Port	Port	Port	Port	SEG	SEG
			1	Port	Port	Port	Port	Port	SEG	SEG	SEG
	1	0	0	Port	Port	Port	Port	SEG	SEG	SEG	SEG
			1	Port	Port	Port	SEG	SEG	SEG	SEG	SEG
		1	0	Port	Port	SEG	SEG	SEG	SEG	SEG	SEG
_			1	Port	SEG	SEG	SEG	SEG	SEG	SEG	SEG
1	0	0	0	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG
			1	SEG	SEG	SEG	SEG	SEG	SEG	SEG	Port
		1	0	SEG	SEG	SEG	SEG	SEG	SEG	Port	Port
			1	SEG	SEG	SEG	SEG	SEG	Port	Port	Port
	1	0	0	SEG	SEG	SEG	SEG	Port	Port	Port	Port
			1	SEG	SEG	SEG	Port	Port	Port	Port	Port
		1	0	SEG	SEG	Port	Port	Port	Port	Port	Port
			1	SEG	Port	Port	Port	Port	Port	Port	Port

Table 19.3 Segment Driver Selection

19.3.2 LCD Control Register (LCR)

LCR controls LCD drive power supply and display data, and selects the frame frequency.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	—	Reserved
				This bit is always read as 1 and cannot be modified.
6	PSW	0	R/W	LCD Drive Power Supply Control
				Can be used to turn off the LCD drive power supply when LCD display is not required in power-down mode, or when an external power supply is used. When the ACT bit is cleared to 0 or in standby mode, the LCD drive power supply is turned off regardless of the setting of this bit.
				0: LCD drive power supply is turned off
				1: LCD drive power supply is turned on

		Initial		
Bit	Bit Name	Value	R/W	Description
5	ACT	0	R/W	Display Function Activate
				Specifies whether or not the LCD controller/driver is used. Clearing this bit to 0 halts operation of the LCD controller/driver. The LCD drive power supply is also turned off, regardless of the setting of the PSW bit. However, register contents are retained.
				0: LCD controller/driver halts
				1: LCD controller/driver operates
4	DISP	0	R/W	Display Data Control
				Specifies whether the LCD RAM contents are displayed or blank data is displayed regardless of the LCD RAM contents.
				0: Blank data is displayed
				1: LCD RAM data is displayed
3	CKS3	0	R/W	Frame Frequency Select 3 to 0
2	CKS2	0	R/W	Select the operating clock and the frame frequency.
1	CKS1	0	R/W	However, in subactive mode, watch mode, and subsleep mode, the system clock (ϕ) is halted.
0	CKS0	0	R/W	Therefore display operations are not performed if one of the clocks from $\phi/2$ to $\phi/256$ is selected. If LCD display is required in these modes, ϕ_w , $\phi_w/2$, or $\phi_w/4$ must be selected as the operating clock.
				For details, see table 19.4.



Bit 3: Bit 2:	Bit 1:	Bit 0:		Frame Frequ	ency* ¹	
CKS3	CKS2	CKS1	CKS0	Operating Clock	φ = 2 MHz	φ = 250 kHz* ³
0	Х	0	0	φ _w	128 Hz* ²	128 Hz* ²
			1	φ _w /2	64 Hz* ²	64 Hz* ²
		1	Х	φ _w /4	32 Hz* ²	32 Hz* ²
1	0	0	0	ф/2	_	244 Hz
			1	φ/4	977 Hz	122 Hz
		1	0	φ/8	488 Hz	61 Hz
			1	ф/16	244 Hz	30.5 Hz
	1	0	0	ф/32	122 Hz	—
			1	ф/64	61 Hz	—
		1	0	ф/128	30.5 Hz	—
			1	ф/256	—	—

Table 19.4 Frame Frequency Selection

[Legend]

X: Don't care

Notes: 1. When 1/3 duty is selected, the frame frequency is 4/3 times the value shown.

- 2. This is the frame frequency when $\phi_w = 32.768 \text{ kHz}$.
- 3. This is the frame frequency in active (medium-speed, ϕ_{osc} /8) mode when ϕ_{osc} = 2 MHz.

19.3.3 LCD Control Register 2 (LCR2)


LCR2 controls switching between the A waveform and B waveform, selection of the step-up clock for the 3-V constant-voltage circuit, connection with the LCD power-supply split resistor, and turning on or off 3-V constant-voltage power supply.

Bit	Bit Name	Initial Value	R/W	Description
7	LCDAB	0	R/W	A Waveform/B Waveform Switching Control
				Specifies whether the A waveform or B waveform is used as the LCD drive waveform.
				0: Drive using A waveform
				1: Drive using B waveform
6	HCKS	0	R/W	Step-Up Clock Selection for 3-V Constant-Voltage Power Supply Circuit
				Selects a step-up clock for use in the 3-V constant- voltage power supply circuit. The step-up clock is obtained by dividing the clock selected by the CKS3 to CKS0 bits in LCR into 4 or 8.
				0: Divided into 4
				1: Divided into 8
5	CHG	0	R/W	Connection Control of LCD Power-Supply Split Resistor
				Selects whether an LCD power-supply split resistor is disconnected or connected from or to LCD drive power supply.
				0: Disconnected
				1: Connected
4	SUPS	0	R/W	3-V Constant-Voltage Power Supply Control
				Can be used to turn off the 3-V constant-voltage power supply when LCD display is not required in power-down mode, or when an external power supply is used. When the BGRSTPN bit in BGRMR is cleared to 0 or in standby mode, the 3-V constant-voltage power supply is turned off regardless of the setting of this bit.
				0: 3-V constant-voltage power supply is turned off
				1: 3-V constant-voltage power supply is turned on
3 to 0	_	_	W	Reserved
				Only 0 can be written to these bits.

LCD Trimming Register (LTRMR) 19.3.4

LTRMR adjusts 3-V constant-voltage used for LCD drive power supply and trims the output voltage adjustment of 3-V constant-voltage power supply circuit.

Bit	Bit Name	Initial Value	R/W	Description
7	TRM3	0	R/W	Output Voltage Adjustment of 3-V Constant-Voltage
6	TRM2	0	R/W	Power Supply Circuit*
5	TRM1	0	R/W	By adjusting reference voltage that generates 3-V
4	TRM0	0	R/W	constant voltage, LCD drive power supply can be set to 3 V. Following values* indicate the voltage of the V1 pin. Set this register so that the voltage on the V1 pin should be 3 V.
				0000: ±0 V 1000: 0.48 V
				0001: -0.06 V 1001: 0.42 V
				0010: -0.12 V 1010: 0.36 V
				0011: -0.15 V 1011: 0.30 V
				0100: -0.21 V 1100: 0.24 V
				0101: -0.24 V 1101: 0.18 V
				0110: -0.30 V 1110: 0.12 V
				0111: -0.33 V 1111: 0.06 V
3	_	1	_	Reserved
				This bit is always read as 1 and cannot be modified.



Bit	Bit Name	Initial Value	R/W	Description
2	CTRM2	0	R/W	Variable Voltage Adjustment of 3-V Constant-Voltage
1	CTRM1	0	R/W	Power Supply*
0	CTRM0	0	R/W	The LCD drive power supply adjusted by the TRM bits can further be adjusted.
				If an LCD panel does not function normally due to a temperature in which LCD is used, set these bits to adjust it.
				000: ±0 V
				001: 0.09 V
				010: 0.18 V
				011: 0.27 V
				100: -0.36 V
				101: -0.27 V
				110: -0.18 V
Natara				111: -0.09 V

Notes: Setting Method for LCD Trimming Register (LTRMR) Assuming the following definitions,

V1 initial state voltage: A

LTRMR register TRM3 to TRM0: B

CTRM2 to CTRM0: C

rough guidelines for the voltages after trimming are as follows:

V1 voltage = A + B + C

V2 voltage = $(A + B + C) \times 2/3$

V3 voltage = (A + B + C) / 3

After monitoring voltage A, set B and C so the V1 voltage is 3 V.

* These are approximate values and are not guaranteed. Therefore these values should be used as reference values.

19.3.5 BGR Control Register (BGRMR)

BGRMR controls whether the band-gap reference circuit (BGR) which generates the reference voltage of the 3-V constant-voltage power supply operates or halts, and adjusts the reference voltage.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	BGRSTPN	0	R/W	Band-Gap Reference Circuit Control
				Controls whether the band-gap reference circuit operates or halts.
				0: Band-gap reference circuit halts
				1: Band-gap reference circuit operates
6 to 3		All 1	—	Reserved
				These bits are always read as 1 and cannot be modified.
2 to 0		All 0	R/W	Reserved
				This bit is always read as 0, and only 0 can be written to it.



19.4 Operation

19.4.1 Settings up to LCD Display

To perform LCD display, the hardware and software related items described below must first be determined.

(1) Hardware Settings

(a) Using 1/2 duty

When 1/2 duty is used, interconnect pins V2 and V3 as shown in figure 19.2.




Figure 19.2 Handling of LCD Drive Power Supply when Using 1/2 Duty

(b) Large-Panel Display

As the impedance of the on-chip power supply split-resistor is large, it may not be suitable for driving a panel which requires a current more than the current value calculated by the on-chip power supply split-resistor and voltage of the LCD power supply. If the display lacks sharpness when using a large panel, refer to section 19.4.5, Boosting LCD Drive Power Supply and Fine Adjustment. When static or 1/2 duty is selected, the common output drive capability can be increased. Set CMX to 1 when selecting the duty cycle. In this mode, with a static duty cycle pins COM4 to COM1 output the same waveform, and with 1/2 duty the COM1 waveform is output from pins COM2 and COM1, and the COM2 waveform is output from pins COM4 and COM3.

(c) LCD Drive Power Supply Setting

With this LSI, there are two ways of providing LCD power: by using the on-chip power supply circuit, or by using an external power supply circuit.

When an external power supply circuit is used for the LCD drive power supply, connect the external power supply to the V1 pin.

(2) Software Settings

(a) Duty Selection

Any of four duty cycles—static, 1/2 duty, 1/3 duty, or 1/4 duty—can be selected with bits DTS1 and DTS0.

(b) Segment Driver Selection

The segment drivers to be used can be selected with bits SGS3 to SGS0.

(c) Frame Frequency Selection

The frame frequency can be selected by setting bits CKS3 to CKS0. The frame frequency should be selected in accordance with the LCD panel specification. For the clock selection method in watch mode, subactive mode, and subsleep mode, see section 19.4.4, Operation in Power-Down Modes.

(d) A or B Waveform Selection

Either the A or B waveform can be selected as the LCD waveform to be used by means of LCDAB.

(e) LCD Drive Power Supply Selection

When an external power supply circuit is used, turn the LCD drive power supply off with the PSW bit.



19.4.2 Relationship between LCD RAM and Display


The relationship between the LCD RAM and the display segments differs according to the duty cycle. LCD RAM maps for the different duty cycles are shown in figures 19.3 to 19.6.

After setting the registers required for display, data is written to the part corresponding to the duty using the same kind of instruction as for ordinary RAM, and display is started automatically when turned on. Word- or byte-access instructions can be used for RAM setting.


	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
H'F370	SEG2	SEG2	SEG2	SEG2	SEG1	SEG1	SEG1	SEG1
H'F37F	SEG32	SEG32	SEG32	SEG32	SEG31	SEG31	SEG31	SEG31
	COM4	COM3	COM2	COM1	COM4	COM3	COM2	COM1

Figure 19.3 LCD RAM Map (1/4 Duty)





















Figure 19.7 shows a output waveforms for each duty cycle (A waveform).

Figure 19.7 Output Waveforms for Each Duty Cycle (A Waveform)

RENESAS

Figure 19.8 shows a output waveforms for each duty cycle (B waveform).




Figure 19.8 Output Waveforms for Each Duty Cycle (B Waveform)

RENESAS

Table 19.5 shows a output levels.

	Data	0 0		1	1	
	Μ	0	1	0	1	
Static	Common output	V1	VSS	V1	VSS	
	Segment output	V1	VSS	VSS	V1	
1/2 duty	Common output	V2, V3	V2, V3	V1	VSS	
	Segment output	V1	VSS	VSS	V1	
1/3 duty	Common output	V3	V2	V1	VSS	
	Segment output	V2	V3	VSS	V1	
1/4 duty	Common output	V3	V2	V1	VSS	
	Segment output	V2	V3	VSS	V1	

Table 19.5Output Levels

M: LCD alternation signal


19.4.3 3-V Constant-Voltage Power Supply Circuit


This LSI incorporates a 3-V constant-voltage power supply circuit consisting of a band gap reference circuit (BGR), a triple step-up circuit, etc. This allows the 3 V constant voltage to drive LCD driver independently of Vcc.

Before activating a step-up circuit, LCD controller/driver operates and set the duty cycle, pin function of the LCD driver or I/O, display data, frame frequencies, etc. Insert a capacitance of 0.1 μ F between the C1 pin and C2 pin, and connect a capacitance of 0.1 μ F to each of V1, V2, and V3 pins. (See figure 19.9.)

After this setting, setting the BGRSTPN bit in the BGR control register (BGRMR) to 1 activates the band gap reference circuit, generating 1 V constant voltage (V_{LCD3}) at the V3 pin. Furthermore, selecting the step-up circuit clock of the LCD control register 2 (LCR2) and setting the SUPS bit to 1 activates the triple step-up circuit, generating 2 V constant voltage, twice V_{LCD3} , at the V2 pin, and generating 3 V constant voltage, triple V_{LCD3} , at the V1 pin.

- Notes: 1. Power supply might be insufficient when a large panel is driven. In this case, use Vcc for power supply, or use an external power supply circuit.
 - 2. Do not use a polarized capacitance such as an electrolytic capacitor for connection between the C1 pin and C2 pin.
 - 3. A 3-V constant-voltage power supply circuit is turned on by SUSP bit regardless of the setting of the PSW bit.
 - 4. Initially, the step-up circuit output voltage differs among individual devices due to production variation. Therefore, make sure to adjust the settings of the LCD trimming register (LTRMR) individually for each device.





19.4.4 Operation in Power-Down Modes

In this LSI, the LCD controller/driver can be operated even in the power-down modes. The operating state of the LCD controller/driver in the power-down modes is summarized in table 19.6.

In subactive mode, watch mode, and subsleep mode, the system clock oscillator stops, and therefore, unless ϕ_w , $\phi_w/2$, or $\phi_w/4$ has been selected by bits CKS3 to CKS0, the clock will not be supplied and display will halt. The subclock can be turned on or off by setting the 32KSTOP bit in the SUB32K control register (SUB32CR). When it is turned off, display will halt. Since there is a possibility that a direct current will be applied to the LCD panel in this case, it is essential to ensure that the subclock is turned on and ϕ_w , $\phi_w/2$, or $\phi_w/4$ is selected.

In active (medium-speed) mode, the system clock is switched, and therefore bits CKS3 to CKS0 must be modified to ensure that the frame frequency does not change.

RENESAS

									Module
Mode		Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Standby
Clock	φ	Runs	Runs	Runs	Stops	Stops	Stops	Stops	Stops*4
	φ _w	Runs	Runs	Runs	Runs*⁵	Runs*⁵	Runs*⁵	Stops*1	Stops*4
Display	ACT = 0	Stops	Stops	Stops	Stops	Stops	Stops	Stops*2	Stops
operation	ACT = 1	Stops	Functions	Functions	Functions*3*5	Functions*3*5	Functions*3*5	Stops*2	Stops

Table 19.6 Power-Down Modes and Display Operation

Notes: 1. The subclock oscillator does not stop, but clock supply is halted.

2. The LCD drive power supply is turned off regardless of the setting of the PSW bit.

3. Display operation is performed only if ϕ_w , $\phi_w/2$, or $\phi_w/4$ is selected as the operating clock.

4. The clock supplied to the LCD stops.

5. When the 32KSTOP bit in SUB32CR is set to 1, the subclock ϕ_w halts and display operation halts.

19.4.5 Boosting LCD Drive Power Supply and Fine Adjustment

When a large panel is driven, the on-chip power supply capacity may be insufficient. In this case, the power supply impedance must be reduced. This can be done by connecting bypass capacitors of around 0.1 to 0.3 μ F to pins V1 to V3, as shown in figure 19.10, or by adding a split resistor externally. The voltage on the V1 pin can further be adjusted by connecting a variable resistor (VR) between the V_{cc} and V1 pins.






Figure 19.10 Connection of External Split Resistor

19.5 Usage Notes

19.5.1 Pin Processing when No LCD Controller/Driver Is Used

(1) V1, V2, V3

Connect to GND. In this case, CHG in LCR2 should not be changed from its initial value of 0 (LCD power-supply split resistor disconnected).

(2) C1, C2

Leave open.

19.5.2 Pin Processing when No 3 V Constant Voltage Circuit Is Used

Leave pins C1 and C2 open.



Section 20 I²C Bus Interface 2 (IIC2)

The I²C bus interface 2 conforms to and provides a subset of the Philips I²C bus (inter-IC bus) interface functions. The register configuration that controls the I²C bus differs partly from the Philips configuration, however. Figure 20.1 shows a block diagram of the I²C bus interface 2. Figure 20.2 shows an example of I/O pin connections to external circuits.

20.1 Features

- Selection of I²C format or clocked synchronous serial format
- Continuous transmission/reception Since the shift register, transmit data register, and receive data register are independent from each other, the continuous transmission/reception can be performed.
- Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.)

I²C bus format

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically.

If transmission/reception is not yet possible, set the SCL to low until preparations are completed.

• Six interrupt sources

Transmit data empty (including slave-address match), transmit end, receive data full (including slave-address match), arbitration lost, NACK detection, and stop condition detection

• Direct bus drive

Two pins, SCL and SDA pins, function as CMOS outputs in normal operation (when the port/serial function is selected) and NMOS outputs when the bus drive function is selected.

Clocked synchronous format

• Four interrupt sources

Transmit-data-empty, transmit-end, receive-data-full, and overrun error




Figure 20.1 Block Diagram of I²C Bus Interface 2





Figure 20.2 External Circuit Connections of I/O Pins

20.2 Input/Output Pins

Table 20.1 summarizes the input/output pins used by the I^2C bus interface 2.

Table 20.1 Pin Configuration

Name	Abbreviation	I/O	Function
Serial clock pin	SCL	I/O	IIC serial clock input/output
Serial data pin	SDA	I/O	IIC serial data input/output



20.3 Register Descriptions

The I²C bus interface 2 has the following registers.

- I²C bus control register 1 (ICCR1)
- I²C bus control register 2 (ICCR2)
- I²C bus mode register (ICMR)
- I²C bus interrupt enable register (ICIER)
- I²C bus status register (ICSR)
- Slave address register (SAR)
- I²C bus transmit data register (ICDRT)
- I²C bus receive data register (ICDRR)
- I²C bus shift register (ICDRS)

20.3.1 I²C Bus Control Register 1 (ICCR1)

ICCR1 enables or disables the I²C bus interface 2, controls transmission or reception, and selects master or slave mode, transmission or reception, and transfer clock frequency in master mode.

Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I2C Bus Interface Enable
				0: This module is halted. (SCL and SDA pins are set to the port/serial function.)
				1: This bit is enabled for transfer operations. (SCL and SDA pins are bus drive state.)
6	RCVD	0	R/W	Reception Disable
				This bit enables or disables the next operation when TRS is 0 and ICDRR is read.
				0: Enables next reception
				1: Disables next reception

Bit	Bit Name	Initial Value	R/W	Description
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select
				In master mode with the I2C bus format, when arbitration is lost, MST and TRS are both reset by hardware, causing a transition to slave receive mode. Modification of the TRS bit should be made between transfer frames.
				After data receive has been started in slave receive mode, when the first seven bits of the receive data agree with the slave address that is set to SAR and the eighth bit is 1, TRS is automatically set to 1. If an overrun error occurs in master mode with the clock synchronous serial format, MST is cleared to 0 and slave receive mode is entered.
				Operating modes are described below according to MST and TRS combination. When clocked synchronous serial format is selected and MST is 1, clock is output.
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode
3	CKS3	0	R/W	Transfer Clock Select 3 to 0
2	CKS2	0	R/W	In master mode, set these bits according to the
1	CKS1	0	R/W	necessary transfer rate (see table 20.2, Transfer Rate). In slave mode, these bits are used to secure the data
0	CKS0	0	R/W	setup time in transmission mode. When $CKS3 = 0$, the data setup time is 10 tcyc and when $CKS3 = 1$, the data setup time is 20 tcyc.

Bit 3	Bit 2	Bit 1	Bit 0			Transfer Ra	ate
CKS3	CKS2	CKS1	CKS0	Clock	φ = 2 MHz	φ = 5 MHz	φ = 10 MHz
0	0	0	0	ф/28	71.4 kHz	179 kHz	357 kHz
			1	ф/40	50.0 kHz	125 kHz	250 kHz
		1	0	ф/48	41.7 kHz	104 kHz	208 kHz
			1	ф/64	31.3 kHz	78.1 kHz	156 kHz
	1	0	0	φ/80	25.0 kHz	62.5 kHz	125 kHz
			1	ф/100	20.0 kHz	50.0 kHz	100 kHz
		1	0	ф/112	17.9 kHz	44.6 kHz	89.3 kHz
			1	ф/128	15.6 kHz	39.1 kHz	78.1 kHz
1	0	0	0	ф/56	35.7 kHz	89.3 kHz	179 kHz
			1	φ/80	25.0 kHz	62.5 kHz	125 kHz
		1	0	ф/96	20.8 kHz	52.1 kHz	104 kHz
			1	ф/128	15.6 kHz	39.1 kHz	78.1 kHz
	1	0	0	ф/160	12.5 kHz	31.3 kHz	62.5 kHz
			1	ф/200	10.0 kHz	25.0 kHz	50.0 kHz
		1	0	ф/224	8.9 kHz	22.3 kHz	44.6 kHz
			1	ф/256	7.8 kHz	19.5 kHz	39.1 kHz



20.3.2 I²C Bus Control Register 2 (ICCR2)

ICCR1 issues start/stop conditions, manipulates the SDA pin, monitors the SCL pin, and controls reset in the control part of the I^2C bus interface 2.

Bit	Bit Name	Initial Value	R/W	Description
7	BBSY	0	R/W	Bus Busy
				This bit enables to confirm whether the I2C bus is occupied or released and to issue start/stop conditions in master mode. With the clocked synchronous serial format, this bit has no meaning. With the I2C bus format, this bit is set to 1 when the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued. This bit is cleared to 0 when the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued. Write 1 to BBSY and 0 to SCP to issue a start condition. Follow this procedure when also re-transmitting a start condition. Write 0 in BBSY and 0 in SCP to issue a stop condition. To issue start/stop conditions, use the MOV instruction.
6	SCP	1	R/W	Start/Stop Issue Condition Disable
				The SCP bit controls the issue of start/stop conditions in master mode.
				To issue a start condition, write 1 in BBSY and 0 in SCP. A retransmit start condition is issued in the same way. To issue a stop condition, write 0 in BBSY and 0 in SCP. This bit is always read as 1. If 1 is written, the data is not stored.
5	SDAO	1	R/W	SDA Output Value Control
				This bit is used with SDAOP when modifying output level of SDA. This bit should not be manipulated during transfer.
				0: When reading, SDA pin outputs low.
				When writing, SDA pin is changed to output low.
				1: When reading, SDA pin outputs high.
				When writing, SDA pin is changed to output Hi-Z (outputs high by external pull-up resistance).

D:4	Bit Name	Initial Value		Description
Bit	2.0.00	14140	R/W	Description
4	SDAOP	1	R/W	SDAO Write Protect
				This bit controls change of output level of the SDA pin by modifying the SDAO bit. To change the output level, clear SDAO and SDAOP to 0 or set SDAO to 1 and clear SDAOP to 0 by the MOV instruction. This bit is always read as 1.
3	SCLO	1	R	This bit monitors SCL output level. When SCLO is 1, SCL pin outputs high. When SCLO is 0, SCL pin outputs low.
2	_	1	—	Reserved
				This bit is always read as 1, and cannot be modified.
1	IICRST	0	R/W	IIC Control Part Reset
				This bit resets the control part except for I2C registers. If this bit is set to 1 when hang-up occurs because of communication failure during I2C operation, I2C control part can be reset without setting ports and initializing registers.
0	_	1		Reserved
				This bit is always read as 1, and cannot be modified.



20.3.3 I²C Bus Mode Register (ICMR)

ICMR selects whether the MSB or LSB is transferred first, performs master mode wait control, and selects the transfer bit count.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	MLS	0	R/W	MSB-First/LSB-First Select
				0: MSB-first
				1: LSB-first
				Set this bit to 0 when the I2C bus format is used.
6	WAIT	0	R/W	Wait Insertion Bit
				In master mode with the I2C bus format, this bit selects whether to insert a wait after data transfer except the acknowledge bit. When WAIT is set to 1, after the fall of the clock for the final data bit, low period is extended for two transfer clocks. If WAIT is cleared to 0, data and acknowledge bits are transferred consecutively with no wait inserted.
				The setting of this bit is invalid in slave mode with the I2C bus format or with the clocked synchronous serial format.
5, 4	_	All 1		Reserved
				These bits are always read as 1, and cannot be modified.
3	BCWP	1	R/W	BC Write Protect
				This bit controls the BC2 to BC0 modifications. When modifying BC2 to BC0, this bit should be cleared to 0 and use the MOV instruction. In clock synchronous serial mode, BC should not be modified.
				0: When writing, values of BC2 to BC0 are set.
				1: When reading, 1 is always read.
				When writing, settings of BC2 to BC0 are invalid.



Bit	Bit Name	Initial Value	R/W	Description	
		value		Description	
2	BC2	0	R/W	Bit Counter 2 to 0	
1	BC1	0	R/W		he number of bits to be transferred
0	BC0	0	R/W	next. When read, the remaining number of transfer is indicated. With the I2C bus format, the data is transferred with one addition acknowledge bit. Bit E to BC0 settings should be made during an interval between transfer frames. If bits BC2 to BC0 are se value other than 000, the setting should be made v the SCL pin is low. The value returns to 000 at the of a data transfer, including the acknowledge bit. W the clock synchronous serial format, these bits sho not be modified.	
				I2C Bus Format	Clock Synchronous Serial Format
				000: 9 bits	000: 8 bits
				001: 2 bits	001: 1 bits
				010: 3 bits	010: 2 bits
				011: 4 bits	011: 3 bits
				100: 5 bits	100: 4 bits
				101: 6 bits	101: 5 bits
				110: 7 bits	110: 6 bits
				111: 8 bits	111: 7 bits

20.3.4 I²C Bus Interrupt Enable Register (ICIER)

ICIER enables or disables interrupt sources and acknowledge bits, sets acknowledge bits to be transferred, and confirms acknowledge bits to be received.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When the TDRE bit in ICSR is set to 1, this bit enables or disables the transmit data empty interrupt (TXI).
				 Transmit data empty interrupt request (TXI) is disabled.
				 Transmit data empty interrupt request (TXI) is enabled.
6	TEIE	0	R/W	Transmit End Interrupt Enable
				This bit enables or disables the transmit end interrupt (TEI) at the rising of the ninth clock while the TDRE bit in ICSR is 1. TEI can be canceled by clearing the TEND bit or the TEIE bit to 0.
				0: Transmit end interrupt request (TEI) is disabled.
				1: Transmit end interrupt request (TEI) is enabled.
5	RIE	0	R/W	Receive Interrupt Enable
				This bit enables or disables the receive data full interrupt request (RXI) and the overrun error interrupt request (ERI) with the clocked synchronous format, when a receive data is transferred from ICDRS to ICDRR and the RDRF bit in ICSR is set to 1. RXI can be canceled by clearing the RDRF or RIE bit to 0.
				 Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are disabled.
				 Receive data full interrupt request (RXI) and overrun error interrupt request (ERI) with the clocked synchronous format are enabled.



Bit	Bit Name	Initial Value	R/W	Description
4	NAKIE	0	R/W	NACK Receive Interrupt Enable
				This bit enables or disables the NACK receive interrupt request (NAKI) and the overrun error (setting of the OVE bit in ICSR) interrupt request (ERI) with the clocked synchronous format, when the NACKF and AL bits in ICSR are set to 1. NAKI can be canceled by clearing the NACKF, OVE, or NAKIE bit to 0.
				0: NACK receive interrupt request (NAKI) is disabled.
				1: NACK receive interrupt request (NAKI) is enabled.
3	STIE	0	R/W	Stop Condition Detection Interrupt Enable
				 Stop condition detection interrupt request (STPI) is disabled.
				1: Stop condition detection interrupt request (STPI) is enabled.
2	ACKE	0	R/W	Acknowledge Bit Judgment Select
				0: The value of the receive acknowledge bit is ignored, and continuous transfer is performed.
				 If the receive acknowledge bit is 1, continuous transfer is halted.
1	ACKBR	0	R	Receive Acknowledge
				In transmit mode, this bit stores the acknowledge data that are returned by the receive device. This bit cannot be modified.
				0: Receive acknowledge = 0
				1: Receive acknowledge = 1
0	ACKBT	0	R/W	Transmit Acknowledge
				In receive mode, this bit specifies the bit to be sent at the acknowledge timing.
				0: 0 is sent at the acknowledge timing.
				1: 1 is sent at the acknowledge timing.

20.3.5 I²C Bus Status Register (ICSR)

ICSR performs confirmation of interrupt request flags and status.

		Initial				
Bit	Bit Name	Value	R/W	Description		
7	TDRE	0	R/W	Transmit Data Register Empty		
				[Setting condition]		
				 When data is transferred from ICDRT to ICDRS and ICDRT becomes empty 		
				When TRS is set		
				 When a start condition (including re-transfer) has been issued 		
				When transmit mode is entered from receive mode in slave mode		
				[Clearing conditions]		
				• When 0 is written in TDRE after reading TDRE = 1		
				• When data is written to ICDRT with an instruction		
6	TEND	0	R/W	Transmit End		
				[Setting conditions]		
				 When the ninth clock of SCL rises with the l²C bus format while the TDRE flag is 1 		
				When the final bit of transmit frame is sent with the clock synchronous serial format		
				[Clearing conditions]		
				• When 0 is written in TEND after reading TEND = 1		
				When data is written to ICDRT with an instruction		
5	RDRF	0	R/W	Receive Data Register Full		
				[Setting condition]		
				 When a receive data is transferred from ICDRS to ICDRR 		
				[Clearing conditions]		
				• When 0 is written in RDRF after reading RDRF = 1		
				When ICDRR is read with an instruction		

Bit	Bit Name	Initial Value	R/W	Description
4	NACKF	0	R/W	No Acknowledge Detection Flag
				[Setting condition]
				 When no acknowledge is detected from the receive device in transmission while the ACKE bit in ICIER is 1 [Clearing condition]
				 When 0 is written in NACKF after reading NACKF = 1
3	STOP	0	R/W	Stop Condition Detection Flag [Setting conditions]
				When a stop condition is detected after completion of a frame transfer in master mode
				• When a stop condition is detected after the first byte slave address and SAR match following a general call and detection of a start condition in slave mode
				[Clearing condition]
				When 0 is written to STOP after reading 1
2	AL/OVE	0	R/W	Arbitration Lost Flag/Overrun Error Flag
				This flag indicates that arbitration was lost in master mode with the l^2C bus format and that the final bit has been received while RDRF = 1 with the clocked synchronous format.
				When two or more master devices attempt to seize the bus at nearly the same time, if the I ² C bus interface detects data differing from the data it sent, it sets AL to 1 to indicate that the bus has been taken by another master.
				[Setting conditions]
				 If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode
				• When the SDA pin outputs high in master mode while a start condition is detected
				 When the final bit is received with the clocked synchronous format while RDRF = 1
				[Clearing condition]
				When 0 is written in AL/OVE after reading AL/OVE=1

		Initial		
Bit	Bit Name	Value	R/W	Description
1	AAS	0	R/W	Slave Address Recognition Flag
				In slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR.
				[Setting conditions]
				When the slave address is detected in slave receive mode
				• When the general call address is detected in slave receive mode.
				[Clearing condition]
				When 0 is written in AAS after reading AAS=1
0	ADZ	0	R/W	General Call Address Recognition Flag
				This bit is valid in I ² C bus format slave receive mode.
				[Setting condition]
				When the general call address is detected in slave receive mode
				[Clearing conditions]
				• When 0 is written in ADZ after reading ADZ=1

20.3.6 Slave Address Register (SAR)

SAR selects the communication format and sets the slave address. When the chip is in slave mode with the I^2C bus format, if the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, the chip operates as the slave device.

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	SVA6 to	All 0	R/W	Slave Address 6 to 0
	SVA0			These bits set a unique address in bits SVA6 to SVA0, differing form the addresses of other slave devices connected to the l^2C bus.
0	FS	0	R/W	Format Select
				0: I ² C bus format is selected.
				1: Clocked synchronous serial format is selected.

20.3.7 I²C Bus Transmit Data Register (ICDRT)

ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects the space in the shift register (ICDRS), it transfers the transmit data which is written in ICDRT to ICDRS and starts transferring data. If the next transfer data is written to ICDRT during transferring data of ICDRS, continuous transfer is possible. If the MLS bit of ICMR is set to 1 and when the data is written to ICDRT, the MSB/LSB inverted data is read. The initial value of ICDRT is H'FF. The initial value of ICDRT is H'FF.

20.3.8 I²C Bus Receive Data Register (ICDRR)

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a receive-only register, therefore the CPU cannot write to this register. The initial value of ICDRR is H'FF.

20.3.9 I²C Bus Shift Register (ICDRS)

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from ICDRS to ICDRR after data of one byte is received. This register cannot be read directly from the CPU.



20.4 Operation

The I^2C bus interface can communicate either in I^2C bus mode or clocked synchronous serial mode by setting FS in SAR.

20.4.1 I²C Bus Format

Figure 20.3 shows the I^2C bus formats. Figure 20.4 shows the I^2C bus timing. The first frame following a start condition always consists of 8 bits.




Figure 20.3 I²C Bus Formats




Figure 20.4 I²C Bus Timing

[Legend]

- S: Start condition. The master device drives SDA from high to low while SCL is high.
- SLA: Slave address
- R/\overline{W} : Indicates the direction of data transfer: from the slave device to the master device when R/\overline{W} is 1, or from the master device to the slave device when R/\overline{W} is 0.
- A: Acknowledge. The receive device drives SDA to low.
- DATA: Transfer data
- P: Stop condition. The master device drives SDA from low to high while SCL is high.

20.4.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For master transmit mode operation timing, refer to figures 20.5 and 20.6. The transmission procedure and operations in master transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
- 2. Read the BBSY flag in ICCR2 to confirm that the bus is free. Set the MST and TRS bits in ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using MOV instruction. (Start condition issued) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data show the slave address and R/\overline{W}) to ICDRT. At this time, TDRE is automatically cleared to 0, and data is transferred from ICDRT to ICDRS. TDRE is set again.
- 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1 at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1, the slave device has not been acknowledged, so issue the stop condition. To issue the stop condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until the transmit data is prepared or the stop condition is issued.
- 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
- 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or NACKF.
- 7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.




Figure 20.5 Master Transmit Mode Operation Timing (1)




Figure 20.6 Master Transmit Mode Operation Timing (2)

20.4.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. For master receive mode operation timing, refer to figures 20.7 and 20.8. The reception procedure and operations in master receive mode are shown below.

- 1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master transmit mode to master receive mode. Then, clear the TDRE bit to 0 and set the ACKBT bit in ICIER.
- 2. When ICDRR is read (dummy data read), reception is started, and the receive clock is output, and data received, in synchronization with the internal clock. The master device outputs the level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
- 3. After the reception of first frame data is completed, the RDRF bit in ICST is set to 1 at the rise of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF is cleared to 0.
- 4. The continuous reception is performed by reading ICDRR every time RDRF is set. If 8th receive clock pulse falls after reading ICDRR by the other processing while RDRF is 1, SCL is fixed low until ICDRR is read.
- 5. If next frame is the last receive data, set the RCVD bit in ICCR1 and set the ACKBT bit in ICIER. to 1 before reading ICDRR. This enables the issuance of the stop condition after the next reception.
- 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, and clearing the STOP bit in ICSR issue the stage condition.
- 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
- 8. Clear the MST bit in ICCR1 and then, the operation returns to the slave receive mode.






Figure 20.7 Master Receive Mode Operation Timing (1)








Figure 20.8 Master Receive Mode Operation Timing (2)



20.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. For slave transmit mode operation timing, refer to figures 20.9 and 20.10.

The transmission procedure and operations in slave transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At this time, if the 8th bit data (R/\overline{W}) is 1, the TRS and ICSR bits in ICCR1 are set to 1, and the mode changes to slave transmit mode automatically. The continuous transmission is performed by writing transmit data to ICDRT every time TDRE is set.
- 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
- 5. Clear TDRE.






Figure 20.9 Slave Transmit Mode Operation Timing (1)






Figure 20.10 Slave Transmit Mode Operation Timing (2)

20.4.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal. For slave receive mode operation timing, refer to figures 20.11 and 20.12. The reception procedure and operations in slave receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (Since the read data show the slave address and R/\overline{W} , it is not used.)

- 3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is 1, SCL is fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR, to be returned to the master device, is reflected to the next transmit frame.
- 4. The last byte data is read by reading ICDRR.




Figure 20.11 Slave Receive Mode Operation Timing (1)




Figure 20.12 Slave Receive Mode Operation Timing (2)

20.4.6 Clocked Synchronous Serial Format

This module can be operated with the clocked synchronous serial format, by setting the FS bit in SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When MST is 0, the external clock input is selected.

(1) Data Transfer Format

Figure 20.13 shows the clocked synchronous serial transfer format.

The transfer data is output from the rise to the fall of the SCL clock, and the data at the rising edge of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in either the MSB first or LSB first. The output level of SDA can be changed during the transfer wait, by the SDAO bit in ICCR2.





Figure 20.13 Clocked Synchronous Serial Transfer Format



(2) Transmit Operation

In transmit mode, transmit data is output from SDA, in synchronization with the fall of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For transmit mode operation timing, refer to figure 20.14. The transmission procedure and operations in transmit mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
- 2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
- 3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When changing from transmit mode to receive mode, clear TRS while TDRE is 1.




Figure 20.14 Transmit Mode Operation Timing

(3) Receive Operation

In receive mode, data is latched at the rise of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is input when MST is 0. For receive mode operation timing, refer to figure 20.15. The reception procedure and operations in receive mode are described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (Initial setting)
- 2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.
- 3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is continually output. The continuous reception is performed by reading ICDRR every time RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.
- 4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, SCL is fixed high after receiving the next byte data.




Figure 20.15 Receive Mode Operation Timing

20.4.7 Noise Canceler

The logic levels at the SCL and SDA pins are routed through noise cancelers before being latched internally. Figure 20.16 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA) input signal is sampled on the system clock, but is not passed forward to the next circuit unless the outputs of both latches agree. If they do not agree, the previous value is held.




Figure 20.16 Block Diagram of Noise Conceler

20.4.8 Example of Use

Flowcharts in respective modes that use the I²C bus interface are shown in figures 20.17 to 20.20.






Figure 20.17 Sample Flowchart for Master Transmit Mode




Figure 20.18 Sample Flowchart for Master Receive Mode




Figure 20.19 Sample Flowchart for Slave Transmit Mode




Figure 20.20 Sample Flowchart for Slave Receive Mode




20.5 Interrupt Request

There are six interrupt requests in this module; transmit data empty, transmit end, receive data full, NACK receive, STOP recognition, and arbitration lost/overrun. Table 20.3 shows the contents of each interrupt request.

Table 20.3 Interrupt Requests

Interrupt Request	Abbreviation	Interrupt Condition	I ² C Mode	Clocked Synchronous Mode
Transmit Data Empty	ТХІ	(TDRE=1) • (TIE=1)	0	0
Transmit End	TEI	(TEND=1) • (TEIE=1)	0	0
Receive Data Full	RXI	(RDRF=1) • (RIE=1)	0	0
STOP Recognition	STPI	(STOP=1) • (STIE=1)	0	×
NACK Receive	NAKI	{(NACKF=1)+(AL=1)} •	0	×
Arbitration Lost/Overrun	_	(NAKIE=1)	0	0

When interrupt conditions described in table 20.3 are 1 and the I bit in CCR is 0, the CPU executes interrupt exception processing. Interrupt sources should be cleared in the exception processing. TDRE and TEND are automatically cleared to 0 by writing the transmit data to ICDRT. RDRF are automatically cleared to 0 by reading ICDRR. TDRE is set to 1 again at the same time when transmit data is written to ICDRT. When TDRE is cleared to 0, then an excessive data of one byte may be transmitted.



20.6 Bit Synchronous Circuit

In master mode, this module has a possibility that high level period may be short in the two states described below.

- When SCL is driven to low by the slave device
- When the rising speed of SCL is lowered by the load of the SCL line (load capacitance or pullup resistance)

Therefore, it monitors SCL and communicates by bit with synchronization.

Figure 20.21 shows the timing of the bit synchronous circuit and table 20.4 shows the time when SCL output changes from low to Hi-Z then SCL is monitored.




Figure 20.21 Timing of Bit Synchronous Circuit

Table 20.4 Time for Monitoring SCL

CKS3	CKS2	Time for Monitoring SCL
0	0	7.5 tcyc
	1	19.5 tcyc
1	0	17.5 tcyc
	1	41.5 tcyc

20.7 Usage Notes

1. Confirm the ninth falling edge of the clock before issuing a stop or a repeated start condition. The ninth falling edge can be confirmed by monitoring the SCLO bit in the I2C bus control register B (ICCRB).

If a stop or a repeated start condition is issued at certain timing in either of the following cases, the stop or repeated start condition may be issued incorrectly.

- The rising time of the SCL signal exceeds the time given in section 20.6, Bit Synchronous Circuit, because of the load on the SCL bus (load capacitance or pull-up resistance).
- The bit synchronous circuit is activated because a slave device holds the SCL bus low during the eighth clock.
- 2. The WAIT bit in the I2C bus mode register (ICMR) must be held 0.

If the WAIT bit is set to 1, when a slave device holds the SCL signal low more than one transfer clock cycle during the eighth clock, the high level period of the ninth clock may be shorter than a given period.





Section 21 Power-On Reset Circuit

This LSI has an on-chip power-on reset circuit. A block diagram of the power-on reset circuit is shown in figure 21.1.

21.1 Feature

• Power-on reset circuit

An internal reset signal is generated at turning the power on by externally connecting a capacitor.




Figure 21.1 Power-On Reset Circuit

21.2 Operation

21.2.1 Power-On Reset Circuit

The operation timing of the power-on reset circuit is shown in figure 21.2. As the power supply voltage rises, the capacitor, which is externally connected to the $\overline{\text{RES}}$ pin, is gradually charged through the on-chip pull-up resistor (100 k Ω). The low level of the $\overline{\text{RES}}$ pin is sent to the chip and the whole chip is reset. When the level of the $\overline{\text{RES}}$ pin reaches to the predetermined level, a voltage detection circuit detects it. Then a 3-bit counter starts counting up. When the 3-bit counter counts ϕ for 8 times, an overflow signal is generated and an internal reset signal is cleared.

If the $\overline{\text{RES}}$ pin rising time is t, the capacitance ($C_{\overline{\text{RES}}}$) connected to the $\overline{\text{RES}}$ pin can be computed using the formula below. For information about the on-chip resistor (Rp), see section 24, Electrical Characteristics. The power supply rising time should not exceed half the $\overline{\text{RES}}$ rising time (t). The $\overline{\text{RES}}$ rising time (t) should also equal or exceed the oscillation stabilization time (trc).

$$C_{RES} = \frac{t}{Rp} (t > trc, t > t_vtr \times 2)$$

Note: Adjust the capacitor connected to the $\overline{\text{RES}}$ pin so that t_vtr × 2 exceeds the oscillation stabilization time.

Note that the power supply voltage (Vcc) must fall below Vpor = 100 mV and rise after charge on the RES pin is removed. To remove charge on the RES pin, it is recommended that the diode should be placed near Vcc. If the power supply voltage (Vcc) rises from the point above Vpor, a power-on reset may not occur.




Figure 21.2 Power-On Reset Circuit Operation Timing





Section 22 Address Break

The address break simplifies on-board program debugging. It requests an address break interrupt when the set break condition is satisfied. The interrupt request is not affected by the I bit in CCR. Break conditions that can be set include instruction execution at a specific address and a combination of access and data at a specific address. With the address break function, the execution start point of a program containing a bug is detected and execution is branched to the correcting program. Use of module standby mode enables this module to be placed in standby mode independently when not used. (For details, refer to section 6.4, Module Standby Function.) Figure 22.1 shows a block diagram of the address break.




Figure 22.1 Block Diagram of Address Break

22.1 Register Descriptions

The address break has the following registers.

- Address break control register 2 (ABRKCR2)
- Address break status register 2 (ABRKSR2)
- Break address register 2 (BAR2H, BAR2L)
- Break data register 2 (BDR2H, BDR2L)

22.1.1 Address Break Control Register 2 (ABRKCR2)

ABRKCR2 sets address break conditions.

D :/	Dit Norre	Initial	D 44/	Description	
Bit	Bit Name	Value	R/W	Description	
7	RTINTE2	1	R/W	RTE Interrupt Enable	
				When this bit is 0, the interrupt immediately after executing RTE is masked and then one instruction must be executed. When this bit is 1, the interrupt is not masked.	
6	CSEL21	0	R/W	Condition Select 1 and 0	
5	CSEL20	0	R/W	These bits set address break conditions.	
				00: Instruction execution cycle (no data comparison)	
				01: CPU data read cycle	
				10: CPU data write cycle	
				11: CPU data read/write cycle	
4	ACMP22	0	R/W	Address Compare Condition Select 2 to 0	
3	ACMP21	0	R/W	These bits set the comparison condition between the	
2	ACMP20	0	R/W	address set in BAR2 and the internal address bus.	
				000: Compares 16-bit addresses	
				001: Compares upper 12-bit addresses	
				010: Compares upper 8-bit addresses	
				011: Compares upper 4-bit addresses	
				1xx: Setting prohibited	

Bit	Bit Name	Initial Value	R/W	Description
1	DCMP21	0	R/W	Data Compare Condition Select 1 and 0
0	DCMP20	0	R/W	These bits set the comparison condition between the data set in BDR2 and the internal data bus.
				00: No data comparison
				01: Compares lower 8-bit data between BDR2L and data bus
				10: Compares upper 8-bit data between BDR2H and data bus
				11: Compares 16-bit data between BDR2 and data bus

[Legend] x: Don't care.

When an address break is set in the data read cycle or data write cycle, the data bus used will depend on the combination of the byte/word access and address. Table 22.1 shows the access and data bus used. When an I/O register space with an 8-bit data bus width is accessed in word size, a byte access is generated twice. For details on data widths of each register, see section 23.1, Register Addresses (Address Order).

Table 22.1Access and Data Bus Used

	Word	Access	Byte Access		
	Even Address	Odd Address	Even Address	Odd Address	
ROM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper 8 bits	
RAM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper 8 bits	
I/O register with 8-bit data bus width	Upper 8 bits	Upper 8 bits	Upper 8 bits	Upper 8 bits	
I/O register with 16-bit data bus width* ¹	Upper 8 bits	Lower 8 bits	_	_	
I/O register with 16-bit data bus width* ²	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper 8 bits	

Notes: 1. Registers whose addresses do not range from H'FF96 and H'FF97, and H'FFB8 to H'FFBB with 16-bit data bus width.

2. Registers whose addresses range from H'FF96 and H'FF97, and H'FFB8 to H'FFBB.

22.1.2 Address Break Status Register 2 (ABRKSR2)

ABRKSR2 consists of the address break interrupt flag and the address break interrupt enable bit.

Bit	Bit Name	Initial Value	R/W	Description
7	ABIF2	0	R/W	Address Break Interrupt Flag
				[Setting condition]
				When the condition set in ABRKCR2 is satisfied
				[Clearing condition]
				When 0 is written after ABIF=1 is read
6	ABIE2	0	R/W	Address Break Interrupt Enable
				When this bit is 1, an address break interrupt request is enabled.
5 to 0	_	All 1	—	Reserved
				These bits are always read as 1.

22.1.3 Break Address Registers 2 (BAR2H, BAR2L)

BAR2H and BAR2L are 16-bit read/write registers that set the address for generating an address break interrupt. When setting the address break condition to the instruction execution cycle, set the first byte address of the instruction. The initial value of this register is H'FFFF.

22.1.4 Break Data Registers 2 (BDR2H, BDR2L)

BDR2H and BDR2L are 16-bit read/write registers that set the data for generating an address break interrupt. BDR2H is compared with the upper 8-bit data bus. BDR2L is compared with the lower 8-bit data bus. When memory or registers are accessed by byte, the upper 8-bit data bus is used for even and odd addresses in the data transmission. Therefore, comparison data must be set in BDR2H for byte access. For word access, the data bus used depends on the address. See section 22.1.1, Address Break Control Register 2 (ABRKCR2), for details. The initial value of this register is undefined.



22.2 Operation

When the ABIF2 and ABIE2 bits in ABRKSR2 are set to 1, the address break function generates an interrupt request to the CPU. The ABIF2 bit in ABRKSR2 is set to 1 by the combination of the address set in BAR2, the data set in BDR2, and the conditions set in ABRKCR2. When the interrupt request is accepted, interrupt exception handling starts after the instruction being executed ends. The address break interrupt is not masked by the I bit in CCR of the CPU.

Figures 22.2 show the operation examples of the address break interrupt setting.




Figure 22.2 Address Break Interrupt Operation Example (1)




Figure 22.2 Address Break Interrupt Operation Example (2)

22.3 Operating States of Address Break

The operating states of the address break are shown in table 22.2.

Table 22.2	Operating States of	Address Break
-------------------	----------------------------	---------------

Operating Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
ABRKCR2	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
ABRKSR2	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
BAR2H	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
BAR2L	Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained
BDR2H	Retained*	Functions	Retained	Retained	Functions	Retained	Retained	Retained
BDR2L	Retained*	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: * Undefined at a power-on reset

Section 23 List of Registers

The register list gives information on the on-chip I/O register addresses, how the register bits are configured, and the register states in each operating mode. The information is given as shown below.

- 1. Register addresses (address order)
- Registers are listed from the lower allocation addresses.
- Registers are classified by functional modules.
- The data bus width is indicated.
- The number of access states is indicated.
- 2. Register bits
- Bit configurations of the registers are described in the same order as the register addresses.
- Reserved bits are indicated by in the bit name column.
- When registers consist of 16 bits, bits are described from the MSB side.
- 3. Register states in each operating mode
- Register states are described in the same order as the register addresses.
- The register states described here are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, refer to the section on that on-chip peripheral module.

23.1 Register Addresses (Address Order)

The data bus width indicates the number of bits by which the register is accessed.

The number of access states indicates the number of states based on the specified reference clock.

Register Name	Abbre- viation	Bit No	o. Address	Module Name	Data Bus Width	Access State
Serial control register 4	SCR4	8	H'F00C	SCI4	8	2
Serial control/status register 4	SCSR4	8	H'F00D	SCI4	8	2
Transmit data register 4	TDR4	8	H'F00E	SCI4	8	2
Receive data register 4	RDR4	8	H'F00F	SCI4	8	2
Flash memory control register 1	FLMCR1	8	H'F020	ROM	8	2
Flash memory control register 2	FLMCR2	8	H'F021	ROM	8	2
Flash memory power control register	FLPWCR	8	H'F022	ROM	8	2
Erase block register1	EBR1	8	H'F023	ROM	8	2
Flash memory enable register	FENR	8	H'F02B	ROM	8	2
Timer start register	TSTR	8	H'F030	TPU	8	2
Timer synchro register	TSYR	8	H'F031	TPU	8	2
Timer control register_1	TCR_1	8	H'F040	TPU_1	8	2
Timer mode register_1	TMDR_1	8	H'F041	TPU_1	8	2
Timer I/O control register_1	TIOR_1	8	H'F042	TPU_1	8	2
Timer interrupt enable register_1	TIER_1	8	H'F044	TPU_1	8	2
Timer status register_1	TSR_1	8	H'F045	TPU_1	8	2
Timer counter_1	TCNT_1	16	H'F046	TPU_1	16	2
Timer general register A_1	TGRA_1	16	H'F048	TPU_1	16	2
Timer general register B_1	TGRB_1	16	H'F04A	TPU_1	16	2
Timer control register_2	TCR_2	8	H'F050	TPU_2	8	2
Timer mode register_2	TMDR_2	8	H'F051	TPU_2	8	2
Timer I/O control register_2	TIOR_2	8	H'F052	TPU_2	8	2
Timer interrupt enable register_2	TIER_2	8	H'F054	TPU_2	8	2
Timer status register_2	TSR_2	8	H'F055	TPU_2	8	2
Timer counter_2	TCNT_2	16	H'F056	TPU_2	16	2

Register Name	Abbre- viation	Bit No	. Address	Module Name	Data Bus Width	Access State
Timer general register A_2	TGRA_2	16	H'F058	TPU_2	16	2
Timer general register B_2	TGRB_2	16	H'F05A	TPU_2	16	2
RTC interrupt flag register	RTCFLG	8	H'F067	RTC	8	2
Second data register/free running counter data register	RSECDR	8	H'F068	RTC	8	2
Minute data register	RMINDR	8	H'F069	RTC	8	2
Hour data register	RHRDR	8	H'F06A	RTC	8	2
Day-of-week data register	RWKDR	8	H'F06B	RTC	8	2
RTC control register 1	RTCCR1	8	H'F06C	RTC	8	2
RTC control register 2	RTCCR2	8	H'F06D	RTC	8	2
SUB32k control register	SUB32CR	8	H'F06E	Clock pulse generator	8	2
Clock source select register	RTCCSR	8	H'F06F	RTC	8	2
I ² C bus control register 1	ICCR1	8	H'F078	IIC2	8	2
I ² C bus control register 2	ICCR2	8	H'F079	IIC2	8	2
I ² C bus mode register	ICMR	8	H'F07A	IIC2	8	2
I ² C bus interrupt enable register	ICIER	8	H'F07B	IIC2	8	2
I ² C bus status register	ICSR	8	H'F07C	IIC2	8	2
Slave address register	SAR	8	H'F07D	IIC2	8	2
I ² C bus transmit data register	ICDRT	8	H'F07E	IIC2	8	2
I ² C bus receive data register	ICDRR	8	H'F07F	IIC2	8	2
Interrupt priority register A	IPRA	8	H'F080	Interrupts	8	2
Interrupt priority register B	IPRB	8	H'F081	Interrupts	8	2
Interrupt priority register C	IPRC	8	H'F082	Interrupts	8	2
Interrupt priority register D	IPRD	8	H'F083	Interrupts	8	2
Interrupt priority register E	IPRE	8	H'F084	Interrupts	8	2
Address break control register 2	ABRKCR2	8	H'F096	Address break	8	2
Address break status register 2	ABRKSR2	8	H'F097	Address break	8	2

Break address register 2HBAR2H8H'F098Address break82Break address register 2LBAR2L8H'F099Address break82Break data register 2HBDR2H8H'F09AAddress break82Break data register 2LBDR2L8H'F09AAddress break82Event counter PWM compareECPWCR16H'FF8CAEC*'162Event counter PWM data registerECPWCR16H'FF8EAEC*'162Wakeup edge select registerWEGR8H'FF90Interrupts82Serial port control registerSPCR8H'FF91SCI382Input pin edge select registerAECSR8H'FF94AEC*'82Event counter control registerECCR8H'FF96AEC*'82Event counter control registerECCR8H'FF96AEC*'82Event counter LECL8H'FF96AEC*'833Bit rate register 3_1SMR3_18H'FF96AEC*'8/162Serial mode register 3_1SR3_18H'FF9BSCI3_183Serial control register 3_1SR3_18H'FF9BSCI3_183Serial status register 3_1SR3_18H'FF9DSCI3_183ICD control register 3_1SR3_18H'FF9DSCI3_18	Register Name	Abbre- viation	Bit No.	Address	Module Name	Data Bus Width	Access State
BreakbreakBreak data register 2HBDR2H8H'F09AAddress break82Break data register 2LBDR2L8H'F09BAddress break82Event counter PWM compare registerECPWCR16H'FF8CAEC*'162Event counter PWM data registerECPWCR16H'FF8EAEC*'162Event counter PWM data registerECPWCR16H'FF8EAEC*'162Wakeup edge select registerWEGR8H'FF90Interrupts82Serial port control registerSPCR8H'FF94AEC*'82Input pin edge select registerAEGSR8H'FF94AEC*'82Event counter control/status registerECCR8H'FF94AEC*'82Event counter LECL8H'FF97AEC*'82Event counter LECL8H'FF98SCI3_183Bit rate register 3_1SMR3_18H'FF98SCI3_183Serial control register 3_1SCR3_18H'FF98SCI3_183Serial status register 3_1SR3_18H'FF90SCI3_183CD port control registerLPCR8H'FF0SCI3_182LCD control registerLPCR8H'FF4ALCD*382LCD control registerLCR8H'FFA3LCD*38 <t< td=""><td>Break address register 2H</td><td>BAR2H</td><td>8</td><td>H'F098</td><td></td><td>8</td><td>2</td></t<>	Break address register 2H	BAR2H	8	H'F098		8	2
breakBreak data register 2LBDR2L8H'F09BAddress break82Event counter PWM compare registerECPWCR16H'FF8CAEC*1162Event counter PWM data registerECPWDR16H'FF8EAEC*1162Event counter PWM data registerWEGR8H'FF90Interrupts82Serial port control registerSPCR8H'FF91SCI382Input pin edge select registerAEGSR8H'FF94AEC*182Event counter control registerECCR8H'FF94AEC*182Event counter control/status registerECCSR8H'FF96AEC*182Event counter HECL8H'FF96AEC*18/162Event counter LECL8H'FF98SCI3_183Bit rate register 3_1SMR3_18H'FF94SCI3_183Serial control register 3_1SCR3_18H'FF95SCI3_183Serial status register 3_1TDR3_18H'FF90SCI3_183ICD port control registerLPCR8H'FF90SCI3_182LCD control registerLCR8H'FF40LCD*382LCD control registerLCR8H'FF43LCD*382LCD control registerLCR8H'FF43LCD*382 <tr< tr=""><</tr<>	Break address register 2L	BAR2L	8	H'F099		8	2
Event counter PWM compare registerECPWCR16H'FF8CAEC*1162Event counter PWM data registerECPWDR16H'FF8EAEC*1162Wakeup edge select registerWEGR8H'FF90Interrupts82Serial port control registerSPCR8H'FF91SCI382Input pin edge select registerAEGSR8H'FF92AEC*182Event counter control registerECCR8H'FF94AEC*182Event counter control/status registerECCSR8H'FF95AEC*182Event counter LECL8H'FF96AEC*18/162Event counter LECL8H'FF96SCI3_183Bit rate register 3_1SMR3_18H'FF98SCI3_183Serial control register 3_1SCR3_18H'FF9ASCI3_183Serial control register 3_1SCR3_18H'FF9BSCI3_183Serial status register 3_1SCR3_18H'FF9DSCI3_183ICD port control registerLPCR8H'FFA0LCD*382LCD control registerLCR8H'FFA3LCD*382LCD control registerLCR8H'FFA3LCD*382LCD control registerLCR8H'FFA3LCD*382LCD control registerLCR<	Break data register 2H	BDR2H	8	H'F09A		8	2
registerEvent counter PWM data registerECPWDR16H'FF8E $AEC*^1$ 162Wakeup edge select registerWEGR8H'FF90Interrupts82Serial port control registerSPCR8H'FF91SCI382Input pin edge select registerAEGSR8H'FF92AEC*182Event counter control registerECCR8H'FF94AEC*182Event counter control/status registerECCR8H'FF95AEC*182Event counter control/status registerECCR8H'FF96AEC*182Event counter LECL8H'FF96AEC*18/162Event counter LECL8H'FF98SCI3_183Bit rate register 3_1SMR3_18H'FF99SCI3_183Serial control register 3_1SCR3_18H'FF98SCI3_183Serial status register 3_1SSR3_18H'FF90SCI3_183Receive data register 3_1SSR3_18H'FFA0LCD*382LCD port control registerLPCR8H'FFA1LCD*382LCD control registerLCR28H'FFA3LCD*382LCD control registerBGRMR8H'FFA3LCD*382ICD trimming registerRBRMR8H'FFA4LCD*382 <td< td=""><td>Break data register 2L</td><td>BDR2L</td><td>8</td><td>H'F09B</td><td></td><td>8</td><td>2</td></td<>	Break data register 2L	BDR2L	8	H'F09B		8	2
Wakeup edge select register WEGR 8 H'FF90 Interrupts 8 2 Serial port control register SPCR 8 H'FF91 SCI3 8 2 Input pin edge select register AEGSR 8 H'FF92 AEC* ¹ 8 2 Event counter control register ECCR 8 H'FF94 AEC* ¹ 8 2 Event counter control/status register ECCR 8 H'FF95 AEC* ¹ 8 2 Event counter H ECH 8 H'FF97 AEC* ¹ 8/16 2 Event counter L ECL 8 H'FF97 AEC* ¹ 8/16 2 Serial mode register 3_1 SMR3_1 8 H'FF98 SCI3_1 8 3 Bit rate register 3_1 BRR3_1 8 H'FF99 SCI3_1 8 3 Serial control register 3_1 TDR3_1 8 H'FF90 SCI3_1 8 3 Serial status register 3_1 RDR3_1 8 H'FF9D	•	ECPWCR	16	H'FF8C	AEC*1	16	2
Serial port control registerSPCR8H'FF91SCI382Input pin edge select registerAEGSR8H'FF92 AEC^{*1} 82Event counter control registerECCR8H'FF94 AEC^{*1} 82Event counter control/status registerECCR8H'FF95 AEC^{*1} 82Event counter control/status registerECCR8H'FF96 AEC^{*1} 82Event counter HECH8H'FF96 AEC^{*1} 8/162Event counter LECL8H'FF97 AEC^{*1} 8/162Serial mode register 3_1SMR3_18H'FF98SCI3_183Bit rate register 3_1BRR3_18H'FF9ASCI3_183Serial control register 3_1TDR3_18H'FF9BSCI3_183Serial status register 3_1SSR3_18H'FF9DSCI3_183ICD port control registerLPCR8H'FF4DLCD* ³ 82LCD control registerLCR8H'FFA1LCD* ³ 82LCD control registerLTRMR8H'FFA3LCD* ³ 82BGR control registerRR8H'FFA3LCD* ³ 82IrDA control registerIrCR8H'FFA7IrDA83Serial mode register 3_2SMR3_28S33 <td>Event counter PWM data register</td> <td>ECPWDR</td> <td>16</td> <td>H'FF8E</td> <td>AEC*1</td> <td>16</td> <td>2</td>	Event counter PWM data register	ECPWDR	16	H'FF8E	AEC*1	16	2
Input pin edge select register AEGSR 8 H'FF92 AEC* ¹ 8 2 Event counter control register ECCR 8 H'FF94 AEC* ¹ 8 2 Event counter control/status register ECCR 8 H'FF95 AEC* ¹ 8 2 Event counter control/status register ECCSR 8 H'FF95 AEC* ¹ 8 2 Event counter H ECH 8 H'FF96 AEC* ¹ 8/16 2 Event counter L ECL 8 H'FF97 AEC* ¹ 8/16 2 Serial mode register 3_1 SMR3_1 8 H'FF98 SCI3_1 8 3 Serial control register 3_1 SCR3_1 8 H'FF9B SCI3_1 8 3 Serial status register 3_1 TDR3_1 8 H'FF9D SCI3_1 8 3 Receive data register 3_1 RDR3_1 8 H'FFA0 LCD* ³ 8 2 LCD port control register LPCR 8 H'FFA0	Wakeup edge select register	WEGR	8	H'FF90	Interrupts	8	2
Event counter control registerECCR8H'FF94AEC*182Event counter control/status registerECCSR8H'FF95AEC*182Event counter HECH8H'FF96AEC*18/162Event counter LECL8H'FF97AEC*18/162Serial mode register 3_1SMR3_18H'FF98SCI3_183Bit rate register 3_1BRR3_18H'FF98SCI3_183Serial control register 3_1SCR3_18H'FF98SCI3_183Transmit data register 3_1TDR3_18H'FF9CSCI3_183Serial status register 3_1RDR3_18H'FF9DSCI3_183Receive data register 3_1RDR3_18H'FF9DSCI3_183LCD port control registerLPCR8H'FFA0LCD*382LCD control register 2LCR28H'FFA3LCD*382LCD trimming registerLTRMR8H'FFA3LCD*382BGR control registerBGRMR8H'FFA7IrDA83Serial mode register 3_2SMR3_28H'FFA8SCI3_283	Serial port control register	SPCR	8	H'FF91	SCI3	8	2
Event counter control/status register ECCSR 8 H'FF95 AEC*1 8 2 Event counter H ECH 8 H'FF96 AEC*1 8/16 2 Event counter L ECL 8 H'FF97 AEC*1 8/16 2 Serial mode register 3_1 SMR3_1 8 H'FF98 SCI3_1 8 3 Bit rate register 3_1 BRR3_1 8 H'FF99 SCI3_1 8 3 Serial control register 3_1 SCR3_1 8 H'FF9A SCI3_1 8 3 Serial control register 3_1 SCR3_1 8 H'FF9B SCI3_1 8 3 Serial status register 3_1 SSR3_1 8 H'FF9D SCI3_1 8 3 Receive data register 3_1 RDR3_1 8 H'FF9D SCI3_1 8 3 LCD port control register LPCR 8 H'FFA0 LCD* ³ 8 2 LCD control register 2 LCR2 8 H'FFA3 LCD* ³	Input pin edge select register	AEGSR	8	H'FF92	AEC*1	8	2
Event counter H ECH 8 H'FF96 AEC*1 8/16 2 Event counter L ECL 8 H'FF97 AEC*1 8/16 2 Serial mode register 3_1 SMR3_1 8 H'FF98 SCI3_1 8 3 Bit rate register 3_1 BRR3_1 8 H'FF98 SCI3_1 8 3 Serial control register 3_1 SCR3_1 8 H'FF98 SCI3_1 8 3 Transmit data register 3_1 SCR3_1 8 H'FF9B SCI3_1 8 3 Serial status register 3_1 TDR3_1 8 H'FF9B SCI3_1 8 3 Serial status register 3_1 SSR3_1 8 H'FF9D SCI3_1 8 3 Receive data register 3_1 RDR3_1 8 H'FF9D SCI3_1 8 3 LCD port control register LPCR 8 H'FFA0 LCD* ³ 8 2 LCD control register 2 LCR2 8 H'FFA3 LCD* ³ 8	Event counter control register	ECCR	8	H'FF94	AEC*1	8	2
Event counter L ECL 8 H'FF97 AEC*1 8/16 2 Serial mode register 3_1 SMR3_1 8 H'FF98 SCI3_1 8 3 Bit rate register 3_1 BRR3_1 8 H'FF99 SCI3_1 8 3 Serial control register 3_1 SCR3_1 8 H'FF99 SCI3_1 8 3 Transmit data register 3_1 SCR3_1 8 H'FF98 SCI3_1 8 3 Serial status register 3_1 TDR3_1 8 H'FF9B SCI3_1 8 3 Serial status register 3_1 SSR3_1 8 H'FF9C SCI3_1 8 3 Receive data register 3_1 RDR3_1 8 H'FF9D SCI3_1 8 3 LCD port control register LPCR 8 H'FF40 LCD* ³ 8 2 LCD control register LCR 8 H'FFA1 LCD* ³ 8 2 LCD trimming register LTRMR 8 H'FFA3 LCD* ³ 8<	Event counter control/status register	ECCSR	8	H'FF95	AEC*1	8	2
Serial mode register 3_1 SMR3_1 8 H'FF98 SCI3_1 8 3 Bit rate register 3_1 BRR3_1 8 H'FF99 SCI3_1 8 3 Serial control register 3_1 SCR3_1 8 H'FF9A SCI3_1 8 3 Transmit data register 3_1 TDR3_1 8 H'FF9B SCI3_1 8 3 Serial status register 3_1 TDR3_1 8 H'FF9B SCI3_1 8 3 Receive data register 3_1 SSR3_1 8 H'FF9D SCI3_1 8 3 Receive data register 3_1 RDR3_1 8 H'FF9D SCI3_1 8 3 LCD port control register LPCR 8 H'FF9D SCI3_1 8 2 LCD control register LCR 8 H'FFA1 LCD* ³ 8 2 LCD control register 2 LCR2 8 H'FFA2 LCD* ³ 8 2 LCD trimming register LTRMR 8 H'FFA4 LCD* ³ <	Event counter H	ECH	8	H'FF96	AEC*1	8/16	2
Bit rate register 3_1BRR3_18H'FF99SCI3_183Serial control register 3_1SCR3_18H'FF9ASCI3_183Transmit data register 3_1TDR3_18H'FF9BSCI3_183Serial status register 3_1SSR3_18H'FF9CSCI3_183Receive data register 3_1RDR3_18H'FF9DSCI3_183LCD port control registerLPCR8H'FFA0LCD*³82LCD control registerLCR8H'FFA1LCD*³82LCD control register 2LCR28H'FFA3LCD*³82LCD trimming registerLTRMR8H'FFA3LCD*³82BGR control registerICR8H'FFA4LCD*³82IrDA control registerIrCR8H'FFA7IrDA83Serial mode register 3_2SMR3_28H'FFA8SCI3_283	Event counter L	ECL	8	H'FF97	AEC*1	8/16	2
Serial control register 3_1SCR3_18H'FF9ASCI3_183Transmit data register 3_1TDR3_18H'FF9BSCI3_183Serial status register 3_1SSR3_18H'FF9CSCI3_183Receive data register 3_1RDR3_18H'FF9DSCI3_183LCD port control registerLPCR8H'FFA0LCD*382LCD control registerLCR8H'FFA1LCD*382LCD control register 2LCR28H'FFA3LCD*382LCD trimming registerLTRMR8H'FFA3LCD*382BGR control registerIrCR8H'FFA4LCD*382IrDA control registerIrCR8H'FFA7IrDA83Serial mode register 3_2SMR3_28H'FFA8SCI3_283	Serial mode register 3_1	SMR3_1	8	H'FF98	SCI3_1	8	3
Transmit data register 3_1TDR3_18H'FF9BSCI3_183Serial status register 3_1SSR3_18H'FF9CSCI3_183Receive data register 3_1RDR3_18H'FF9DSCI3_183LCD port control registerLPCR8H'FFA0LCD*382LCD control registerLCR8H'FFA1LCD*382LCD control register 2LCR28H'FFA2LCD*382LCD trimming registerLTRMR8H'FFA3LCD*382BGR control registerBGRMR8H'FFA4LCD*382IrDA control registerIrCR8H'FFA7IrDA83Serial mode register 3_2SMR3_28H'FFA8SCI3_283	Bit rate register 3_1	BRR3_1	8	H'FF99	SCI3_1	8	3
Serial status register 3_1SSR3_18H'FF9CSCI3_183Receive data register 3_1RDR3_18H'FF9DSCI3_183LCD port control registerLPCR8H'FFA0LCD*382LCD control registerLCR8H'FFA1LCD*382LCD control register 2LCR28H'FFA2LCD*382LCD trimming registerLTRMR8H'FFA3LCD*382BGR control registerBGRMR8H'FFA4LCD*382IrDA control registerIrCR8H'FFA7IrDA83Serial mode register 3_2SMR3_28H'FFA8SCI3_283	Serial control register 3_1	SCR3_1	8	H'FF9A	SCI3_1	8	3
Receive data register 3_1RDR3_18H'FF9DSCI3_183LCD port control registerLPCR8H'FFA0LCD*382LCD control registerLCR8H'FFA1LCD*382LCD control register 2LCR28H'FFA2LCD*382LCD trimming registerLTRMR8H'FFA3LCD*382BGR control registerBGRMR8H'FFA4LCD*382IrDA control registerIrCR8H'FFA7IrDA83Serial mode register 3_2SMR3_28H'FFA8SCI3_283	Transmit data register 3_1	TDR3_1	8	H'FF9B	SCI3_1	8	3
LCD port control registerLPCR8H'FFA0LCD*382LCD control registerLCR8H'FFA1LCD*382LCD control register 2LCR28H'FFA2LCD*382LCD trimming registerLTRMR8H'FFA3LCD*382BGR control registerBGRMR8H'FFA4LCD*382IrDA control registerIrCR8H'FFA7IrDA83Serial mode register 3_2SMR3_28H'FFA8SCI3_283	Serial status register 3_1	SSR3_1	8	H'FF9C	SCI3_1	8	3
LCD control registerLCR8H'FFA1LCD*382LCD control register 2LCR28H'FFA2LCD*382LCD trimming registerLTRMR8H'FFA3LCD*382BGR control registerBGRMR8H'FFA4LCD*382IrDA control registerIrCR8H'FFA7IrDA83Serial mode register 3_2SMR3_28H'FFA8SCI3_283	Receive data register 3_1	RDR3_1	8	H'FF9D	SCI3_1	8	3
LCD control register 2LCR28H'FFA2LCD*382LCD trimming registerLTRMR8H'FFA3LCD*382BGR control registerBGRMR8H'FFA4LCD*382IrDA control registerIrCR8H'FFA7IrDA83Serial mode register 3_2SMR3_28H'FFA8SCI3_283	LCD port control register	LPCR	8	H'FFA0	LCD* ³	8	2
LCD trimming registerLTRMR8H'FFA3LCD*382BGR control registerBGRMR8H'FFA4LCD*382IrDA control registerIrCR8H'FFA7IrDA83Serial mode register 3_2SMR3_28H'FFA8SCI3_283	LCD control register	LCR	8	H'FFA1	LCD* ³	8	2
BGR control registerBGRMR8H'FFA4LCD*382IrDA control registerIrCR8H'FFA7IrDA83Serial mode register 3_2SMR3_28H'FFA8SCI3_283	LCD control register 2	LCR2	8	H'FFA2	LCD* ³	8	2
IrDA control registerIrCR8H'FFA7IrDA83Serial mode register 3_2SMR3_28H'FFA8SCI3_283	LCD trimming register	LTRMR	8	H'FFA3	LCD* ³	8	2
Serial mode register 3_2 SMR3_2 8 H'FFA8 SCI3_2 8 3	BGR control register	BGRMR	8	H'FFA4	LCD* ³	8	2
	IrDA control register	IrCR	8	H'FFA7	IrDA	8	3
Bit rate register 3 2 BRR3 2 8 H'FFA9 SCI3 2 8 3	Serial mode register 3_2	SMR3_2	8	H'FFA8	SCI3_2	8	3
	Bit rate register 3_2	BRR3_2	8	H'FFA9	SCI3_2	8	3

Register Name	Abbre- viation	Bit No	. Address	Module Name	Data Bus Width	Access State
Serial control register 3_2	SCR3_2	8	H'FFAA	SCI3_2	8	3
Transmit data register 3_2	TDR3_2	8	H'FFAB	SCI3_2	8	3
Serial status register 3_2	SSR3_2	8	H'FFAC	SCI3_2	8	3
Receive data register 3_2	RDR3_2	8	H'FFAD	SCI3_2	8	3
Timer mode register WD	TMWD	8	H'FFB0	WDT* ²	8	2
Timer control/status register WD1	TCSRWD1	8	H'FFB1	WDT* ²	8	2
Timer control/status register WD2	TCSRWD2	8	H'FFB2	WDT* ²	8	2
Timer counter WD	TCWD	8	H'FFB3	WDT* ²	8	2
Timer control register F	TCRF	8	H'FFB6	Timer F	8	2
Timer control/status register F	TCSRF	8	H'FFB7	Timer F	8	2
8-bit timer counter FH	TCFH	8	H'FFB8	Timer F	8/16	2
8-bit timer counter FL	TCFL	8	H'FFB9	Timer F	8/16	2
Output compare register FH	OCRFH	8	H'FFBA	Timer F	8/16	2
Output compare register FL	OCRFL	8	H'FFBB	Timer F	8/16	2
A/D result register	ADRR	16	H'FFBC	A/D converter	16	2
A/D mode register	AMR	8	H'FFBE	A/D converter	8	2
A/D start register	ADSR	8	H'FFBF	A/D converter	8	2
Port mode register 1	PMR1	8	H'FFC0	I/O ports	8	2
Oscillator Control Register	OSCCR	8	H'FFC1	Clock pulse generator	8	2
Port mode register 3	PMR3	8	H'FFC2	I/O ports	8	2
Port mode register 4	PMR4	8	H'FFC3	I/O ports	8	2
Port mode register 5	PMR5	8	H'FFC4	I/O ports	8	2
Port mode register 9	PMR9	8	H'FFC8	I/O ports	8	2
Port mode register B	PMRB	8	H'FFCA	I/O ports	8	2
PWM2 control register	PWCR22	8	H'FFCD	14-bit PWM	8	2
PWM2 data register	PWDR2	16	H'FFCE	14-bit PWM	16	2
PWM1 control register	PWCR1	8	H'FFD0	14-bit PWM	8	2
PWM1 data register	PWDR1	16	H'FFD2	14-bit PWM	16	2

Register Name	Abbre- viation	Bit No	o. Address	Module Name	Data Bus Width	Access State
Port data register 1	PDR1	8	H'FFD4	I/O ports	8	2
Port data register 3	PDR3	8	H'FFD6	I/O ports	8	2
Port data register 4	PDR4	8	H'FFD7	I/O ports	8	2
Port data register 5	PDR5	8	H'FFD8	I/O ports	8	2
Port data register 6	PDR6	8	H'FFD9	I/O ports	8	2
Port data register 7	PDR7	8	H'FFDA	I/O ports	8	2
Port data register 8	PDR8	8	H'FFDB	I/O ports	8	2
Port data register 9	PDR9	8	H'FFDC	I/O ports	8	2
Port data register A	PDRA	8	H'FFDD	I/O ports	8	2
Port data register B	PDRB	8	H'FFDE	I/O ports	8	2
Port pull-up control register 1	PUCR1	8	H'FFE0	I/O ports	8	2
Port pull-up control register 3	PUCR3	8	H'FFE1	I/O ports	8	2
Port pull-up control register 5	PUCR5	8	H'FFE2	I/O ports	8	2
Port pull-up control register 6	PUCR6	8	H'FFE3	I/O ports	8	2
Port control register 1	PCR1	8	H'FFE4	I/O ports	8	2
Port control register 3	PCR3	8	H'FFE6	I/O ports	8	2
Port control register 4	PCR4	8	H'FFE7	I/O ports	8	2
Port control register 5	PCR5	8	H'FFE8	I/O ports	8	2
Port control register 6	PCR6	8	H'FFE9	I/O ports	8	2
Port control register 7	PCR7	8	H'FFEA	I/O ports	8	2
Port control register 8	PCR8	8	H'FFEB	I/O ports	8	2
Port control register 9	PCR9	8	H'FFEC	I/O ports	8	2
Port control register A	PCRA	8	H'FFED	I/O ports	8	2
System control register 1	SYSCR1	8	H'FFF0	System	8	2
System control register 2	SYSCR2	8	H'FFF1	System	8	2
IRQ edge select register	IEGR	8	H'FFF2	Interrupts	8	2
Interrupt enable register 1	IENR1	8	H'FFF3	Interrupts	8	2
Interrupt enable register 2	IENR2	8	H'FFF4	Interrupts	8	2
Interrupt mask register	INTM	8	H'FFF5	Interrupts	8	2

Register Name	Abbre- viation	Bit No	. Address	Module Name	Data Bus Width	Access State
Interrupt request register 1	IRR1	8	H'FFF6	Interrupts	8	2
Interrupt request register 2	IRR2	8	H'FFF7	Interrupts	8	2
Wakeup interrupt request register	IWPR	8	H'FFF9	Interrupts	8	2
Clock stop register 1	CKSTPR1	8	H'FFFA	System	8	2
Clock stop register 2	CKSTPR2	8	H'FFFB	System	8	2

Notes: 1. AEC: Asynchronous event counter

2. WDT: Watchdog timer

3. LCD: LCD controller/driver



23.2 Register Bits

Register bit names of the on-chip peripheral modules are described below.

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
SCR4	TIE	RIE	TEIE	SOL	SOLP	SRES	TE	RE	SCI4
SCSR4	TDRE	RDRF	ORER	TEND	CKS3	CKS2	CKS1	CKS0	_
TDR4	TDR47	TDR46	TDR45	TDR44	TDR43	TDR42	TDR41	TDR40	_
RDR4	RDR47	RDR46	RDR45	RDR44	RDR43	RDR42	RDR41	RDR40	_
FLMCR1	_	SWE	ESU	PSU	EV	PV	E	Р	ROM
FLMCR2	FLER	_	_		_				_
FLPWCR	PDWND		_	_	_	_	_	_	_
EBR1	_	EB6	EB5	EB4	EB3	EB2	EB1	EB0	_
FENR	FLSHE	_	_	_	_	_	_	_	_
TSTR	_	_	_	_	_	CST2	CST1	_	TPU
TSYR	_	_	_	_	_	SYNC2	SYNC1	_	_
TCR_1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU_1
TMDR_1	_	_	_	_	_	_	MD1	MD0	_
TIOR_1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_
TIER_1	_	_	_	TCIEV	_	_	TGIEB	TGIEA	_
TSR_1_	_	_	_	TCFV	_	_	TGFB	TGFA	_
TCNT_1	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	_
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
TGRA_1	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	_
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
TGRB_1	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	_
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	—
TCR_2		CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	TPU_2
TMDR_2	_	_	_	_	_	_	MD1	MD0	_
TIOR_2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0	_
TIER_2	_	_	_	TCIEV	_		TGIEB	TGIEA	_
TSR_2				TCFV			TGFB	TGFA	

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
TCNT_2	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	TPU_2
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
TGRA_2	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	-
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
TGRB_2	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	-
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
RTCFLG	FOIFG	WKIFG	DYIFG	HRIFG	MNIFG	SEIFG	05SEIFG	025SEIFG	RTC
RSECDR	BSY	SC12	SC11	SC10	SC03	SC02	SC01	SC00	_
RMINDR	BSY	MN12	MN11	MN10	MN03	MN02	MN01	MN00	-
RHRDR	BSY	_	HR11	HR10	HR03	HR02	HR01	HR00	_
RWKDR	BSY	_	_	_	_	WK2	WK1	WK0	_
RTCCR1	RUN	12/24	PM	RST	_	_	_	_	-
RTCCR2	FOIE	WKIE	DYIE	HRIE	MNIE	1SEIE	05SEIE	025SEIE	-
SUB32CR	32KSTOP								Clock pulse generator
RTCCSR		RCS6	RCS5	SUB32K	RCS3	RCS2	RCS1	RCS0	RTC
ICCR1	ICE	RCVD	MST	TRS	CKS3	CKS2	CKS1	CKS0	IIC2
ICCR2	BBSY	SCP	SDAO	SDAOP	SCLO	_	IICRST	_	-
ICMR	MLS	WAIT			BCWP	BC2	BC1	BC0	-
ICIER	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT	-
ICSR	TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ	-
SAR	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	-
ICDRT	ICDRT7	ICDRT6	ICDRT5	ICDRT4	ICDRT3	ICDRT2	ICDRT1	ICDRT0	-
ICDRR	ICDRR7	ICDRR6	ICDRR5	ICDRR4	ICDRR3	ICDRR2	ICDRR1	ICDRR0	-
IPRA	IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2	IPRA1	IPRA0	Interrupts
IPRB	IPRB7	IPRB6	IPRB5	IPRB4	IPRB3	IPRB2	IPRB1	IPRB0	_
IPRC	IPRC7	IPRC6	IPRC5	IPRC4	IPRC3	IPRC2	IPRC1	IPRC0	-
IPRD	IPRD7	IPRD6	IPRD5	IPRD4	IPRD3	IPRD2	IPRD1	IPRD0	_
IPRE	IPRE7	IPRE6	IPRE5	IPRE4	_	_	_	_	-

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
ABRKCR2	RTINTE2	CSEL21	CSEL20	ACMP22	ACMP21	ACMP20	DCMP21	DCMP20	
ABRKSR2	ABIF2	ABIE2	_	_	_	_	_	_	break
BAR2H	BARH27	BARH26	BARH25	BARH24	BARH23	BARH22	BARH21	BARH20	_
BAR2L	BARL27	BARL26	BARL25	BARL24	BARL23	BARL22	BARL21	BARL20	_
BDR2H	BDRH27	BDRH26	BDRH25	BDRH24	BDRH23	BDRH22	BDRH21	BDRH20	_
BDR2L	BDRL27	BDRL26	BDRL25	BDRL24	BDRL23	BDRL22	BDRL21	BDRL20	_
ECPWCR	ECPWCR15	ECPWCR14	ECPWCR13	ECPWCR12	ECPWCR11	ECPWCR10	ECPWCR9	ECPWCR8	AEC*1
	ECPWCR7	ECPWCR6	ECPWCR5	ECPWCR4	ECPWCR3	ECPWCR2	ECPWCR1	ECPWCR0	_
ECPWDR	ECPWDR15	ECPWDR14	ECPWDR13	ECPWDR12	ECPWDR11	ECPWDR10	ECPWDR9	ECPWDR8	_
	ECPWDR7	ECPWDR6	ECPWDR5	ECPWDR4	ECPWDR3	ECPWDR2	ECPWDR1	ECPWDR0	_
WEGR	WKEGS7	WKEGS6	WKEGS5	WKEGS4	WKEGS3	WKEGS2	WKEGS1	WKEGS0	Interrupts
SPCR	_	_	SPC32	SPC31	SCINV3	SCINV2	SCINV1	SCINV0	SCI3
AEGSR	AHEGS1	AHEGS0	ALEGS1	ALEGS0	AIEGS1	AIEGS0	ECPWME	_	AEC*1
ECCR	ACKH1	ACKH0	ACKL1	ACKL0	PWCK2	PWCK1	PWCK0	_	_
ECCSR	OVH	OVL	_	CH2	CUEH	CUEL	CRCH	CRCL	_
ECH	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1	ECH0	-
ECL	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1	ECL0	-
SMR3_1	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0	SCI3_1
BRR3_1	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0	-
SCR3_1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	-
TDR3_1	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0	-
SSR3_1	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT	-
RDR3_1	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0	-
LPCR	DTS1	DTS0	CMX		SGS3	SGS2	SGS1	SGS0	LCD* ³
LCR		PSW	ACT	DISP	CKS3	CKS2	CKS1	CKS0	_
LCR2	LCDAB	HCKS	CHG	SUPS			_		_
LTRMR	TRM3	TRM2	TRM1	TRM0	_	CTRM2	CTRM1	CTRM0	-
BGRMR	BGRSTPN	_	_			BTRM2	BTRM1	BTRM0	_
IrCR	IrE	IrCKS2	IrCKS1	IrCKS0	_	_	_	_	IrDA

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
SMR3_2	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0	SCI3_2
BRR3_2	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0	_
SCR3_2	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	-
TDR3_2	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0	_
SSR3_2	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT	_
RDR3_2	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0	-
TMWD		_			CKS3	CKS2	CKS1	CKS0	WDT* ²
TCSRWD1	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	BOWI	WRST	-
TCSRWD2	OVF	B5WI	WT/IT	B3WI	IEOVF	_	_	_	-
TCWD	TCW7	TCW6	TCW5	TCW4	TCW3	TCW2	TCW1	TCW0	-
TCRF	TOLH	CKSH2	CKSH1	CKSH0	TOLL	CKSL2	CKSL1	CKSL0	Timer F
TCSRF	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL	-
TCFH	TCFH7	TCFH6	TCFH5	TCFH4	TCFH3	TCFH2	TCFH1	TCFH0	-
TCFL	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1	TCFL0	-
OCRFH	OCRFH7	OCRFH6	OCRFH5	OCRFH4	OCRFH3	OCRFH2	OCRFH1	OCRFH0	-
OCRFL	OCRFL7	OCRFL6	OCRFL5	OCRFL4	OCRFL3	OCRFL2	OCRFL1	OCRFL0	-
ADRR	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2	A/D
	ADR1	ADR0				_			converter
AMR	CKS	TRGE			CH3	CH2	CH1	CH0	-
ADSR	ADSF								-
PMR1							AEVL	AEVH	I/O ports
OSCCR		—	—	—	_	IRQAECF	OSCF	_	Clock pulse generator
PMR3	_	_	_		_	_	_	TMOW	I/O ports
PMR4		_	_		_	TMOFH	TMOFL	TMIF	-
PMR5	WKP7	WKP6	WKP5	WKP4	WKP3	WKP2	WKP1	WKP0	-
PMR9			—		_	IRQ4	PWM2	PWM1	-
PMRB				ADTSTCHG	_	IRQ3	IRQ1	IRQ0	-

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
PWCR22		_	_	_		PWCR22	PWCR21	PWCR20	14-bit
PWDR2			PWDR213	PWDR212	PWDR211	PWDR210	PWDR29	PWDR28	PWM
	PWDR27	PWDR26	PWDR25	PWDR24	PWDR23	PWDR22	PWDR21	PWDR20	-
PWCR1						PWCR12	PWCR11	PWCR10	-
PWDR1			PWDR113	PWDR112	PWDR111	PWDR110	PWDR19	PWDR18	-
	PWDR17	PWDR16	PWDR15	PWDR14	PWDR13	PWDR12	PWDR11	PWDR10	-
PDR1	_	P16	P15	P14	P13	P12	P11	P10	I/O ports
PDR3	P37	P36	_	_	_	P32	P31	P30	-
PDR4	_	_	_	_	_	P42	P41	P40	-
PDR5	P57	P56	P55	P54	P53	P52	P51	P50	-
PDR6	P67	P66	P65	P64	P63	P62	P61	P60	-
PDR7	P77	P76	P75	P74	P73	P72	P71	P70	-
PDR8	P87	P86	P85	P84	P83	P82	P81	P80	-
PDR9	_	_	_	_	P93	P92	P91	P90	-
PDRA	_	_	_	_	PA3	PA2	PA1	PA0	-
PDRB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0	-
PUCR1		PUCR16	PUCR15	PUCR14	PUCR13	PUCR12	PUCR11	PUCR10	-
PUCR3	PUCR37	PUCR36	_					PUCR30	-
PUCR5	PUCR57	PUCR56	PUCR55	PUCR54	PUCR53	PUCR52	PUCR51	PUCR50	-
PUCR6	PUCR67	PUCR66	PUCR65	PUCR64	PUCR63	PUCR62	PUCR61	PUCR60	-
PCR1		PCR16	PCR15	PCR14	PCR13	PCR12	PCR11	PCR10	-
PCR3	PCR37	PCR36				PCR32	PCR31	PCR30	-
PCR4						PCR42	PCR41	PCR40	-
PCR5	PCR57	PCR56	PCR55	PCR54	PCR53	PCR52	PCR51	PCR50	-
PCR6	PCR67	PCR66	PCR65	PCR64	PCR63	PCR62	PCR61	PCR60	-
PCR7	PCR77	PCR76	PCR75	PCR74	PCR73	PCR72	PCR71	PCR70	-
PCR8	PCR87	PCR86	PCR85	PCR84	PCR83	PCR82	PCR81	PCR80	-
PCR9	_	_	_	_	PCR93	PCR92	PCR91	PCR90	-
PCRA			_		PCRA3	PCRA2	PCRA1	PCRA0	-
SYSCR1	SSBY	STS2	STS1	STS0	LSON	ТМАЗ	MA1	MA0	System
SYSCR2				NESEL	DTON	MSON	SA1	SA0	_

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module Name
IEGR	NMIEG	TMIFG	ADTRGNEG	IEG4	IEG3		IEG1	IEG0	Interrupts
IENR1	IENRTC	_	IENWP	IEN4	IEN3	IENEC2	IEN1	IEN0	_
IENR2	IENDT	IENAD	_	_	IENTFH	IENTFL	_	IENEC	_
INTM	_	_	_	_	_		INTM1	INTM0	_
IRR1	_	_	_	IRR4	IRR3	IRREC2	IRRI1	IRRI0	_
IRR2	IRRDT	IRRAD	_	_	IRRTFH	IRRTFL	_	IRREC	-
IWPR	IWPF7	IWPF6	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0	_
CKSTPR1	S4CKSTP*4	S31CKSTP	S32CKSTP	ADCKSTP	_	TFCKSTP	FROMCKSTP*4	RTCCKSTP	System
CKSTPR2	ADBCKSTP	TPUCKSTP	IICCKSTP	PW2CKSTP	AECCKSTP	WDCKSTP	PW1CKSTP	LDCKSTP	_

Notes: 1. AEC: Asynchronous event counter

- 2. WDT: Watchdog timer
- 3. LCD: LCD controller/driver

4. This bit is available only for the flash memory version. In the masked ROM version, this bit is reserved.



23.3 Register States in Each Operating Mode

Register Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module
SCR4	Initialized		_					SCR4
SCSR4	Initialized		_			_	_	_
TDR4	Initialized		_			_	_	_
RDR4	Initialized	_	_	_	_	_		_
FLMCR1	Initialized	_		_	_		Initialized	ROM
FLMCR2	Initialized	_		_	_	_	_	
FLPWCR	Initialized	_		_	_		_	_
EBR1	Initialized		_			_	Initialized	_
FENR	Initialized	_	_	_		_		_
TSTR	Initialized	_	_	_	_	_	_	TPU
TSYR	Initialized		_		_	_		_
TCR_1	Initialized		_		_	_		TPU_1
TMDR_1	Initialized		_				·	_
TIOR_1	Initialized	_	_	_	_	_	_	_
TIER_1	Initialized		_				·	_
TSR_1_	Initialized		_		_			_
TCNT_1	Initialized		_		_	_		_
TGRA_1	Initialized		_		_	_	_	_
TGRB_1	Initialized		_				·	_
TCR_2	Initialized	_	_	_	_	_	_	TPU_2
TMDR_2	Initialized	_	_	_	_	_	_	_
TIOR_2	Initialized	_	_	_	_	_		_
TIER_2	Initialized		_		_	_	_	_
TSR_2	Initialized		_		_	_	_	_
TCNT_2	Initialized	_	_	_	_	_		_
TGRA_2	Initialized	_	_	_	_	_		
TGRB_2	Initialized	_	_	_	_	_		

Register Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module
RTCFLG							_	RTC
RSECDR			_			_		_
RMINDR			_			_	_	_
RHRDR			_			_	_	_
RWKDR	_					_	_	_
RTCCR1	_	_	_	_		_	_	_
RTCCR2	_	_		_	_	_	_	_
SUB32CR	Initialized	_	—	_	_	_	_	Clock pulse generator
RTCCSR	Initialized		_			_	_	RTC
ICCR1	Initialized	_		_	_	_	_	IIC2
ICCR2	Initialized	_		_	_	_	_	_
ICMR	Initialized		_			_	_	_
ICIER	Initialized					_	_	_
ICSR	Initialized	_	_	_		_	_	_
SAR	Initialized	_		_	_	_	_	_
ICDRT	Initialized	_	_	_	_	_	_	_
ICDRR	Initialized	_	_	_			_	_
IPRA	Initialized	_		_	_	_	_	Interrupts
IPRB	Initialized	_	_	_	_	_	_	
IPRC	Initialized		—				_	_
IPRD	Initialized		_				_	
IPRE	Initialized		_			_	_	
ABRKCR2	Initialized	_	_	_		_	_	Address break
ABRKSR2	Initialized	_	_	_	_	_	_	
BAR2H	Initialized	_	_	_	_	_	_	
BAR2L	Initialized		_					
BDR2H	_	_	_		_			
BDR2L		_	_	_				
ECPWCR	Initialized	_	_	_	_	_	_	AEC*1
ECPWDR	Initialized	_	_	_	_	_	_	_

WEGR	Initialized		•	Watch	Subactive	Subsleep	Standby	Module
		_	_	_	_	_	_	Interrupts
SPCR	Initialized			_		_		SCI3
AEGSR	Initialized			_	_	_	_	AEC*1
ECCR	Initialized			_	_	_	_	-
ECCSR	Initialized		_	_	_	_	_	
ECH	Initialized	_	_	_	_	_	_	
ECL	Initialized			_		_		
SMR3_1	Initialized			Initialized	_	_	Initialized	SCI3_1
BRR3_1	Initialized			Initialized	_	_	Initialized	_
SCR3_1	Initialized	_		Initialized	_	_	Initialized	_
TDR3_1	Initialized			Initialized		_	Initialized	_
SSR3_1	Initialized	_	_	Initialized		_	Initialized	_
RDR3_1	Initialized			Initialized		_	Initialized	_
LPCR	Initialized			_		_		LCD*3
LCR	Initialized		_	_	_	_	_	_
LCR2	Initialized			_		_		_
LTRMR	Initialized		_	_	_	_	_	_
BGRMR	Initialized	_	_	_	_	_	_	_
IrCR	Initialized			Initialized		_	Initialized	IrDA
SMR3_2	Initialized			Initialized		_	Initialized	SCI3_2
BRR3_2	Initialized			Initialized	_	_	Initialized	_
SCR3_2	Initialized	_		Initialized	_	_	Initialized	_
TDR3_2	Initialized	_	_	Initialized	_	_	Initialized	_
SSR3_2	Initialized	_		Initialized	_	—	Initialized	_
RDR3_2	Initialized	_		Initialized	_	_	Initialized	_
TMWD	Initialized	_		_	_	_		WDT* ²
TCSRWD1	Initialized	_		_	_	_		_
TCSRWD2	Initialized			_	_	_	_	_
TCWD	Initialized			_	_	_	_	_

Register Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module
TCRF	Initialized	_	_	_	_	_	_	Timer F
TCSRF	Initialized				_	_	_	_
TCFH	Initialized	_	_	_	_	_	_	_
TCFL	Initialized				_	_	_	_
OCRFH	Initialized	_	_	_	_	_	_	_
OCRFL	Initialized	_	—	_	_	_	_	_
ADRR	_		_	_	_	_	_	A/D converter
AMR	Initialized		_	_	_	_	_	
ADSR	Initialized	_	_	_	_	_	_	_
PMR1	Initialized	_	_	_	_	_	_	I/O ports
PMR3	Initialized				_	_	_	_
PMR4	Initialized		_				_	_
PMR5	Initialized		_			_	_	_
PMR9	Initialized		_				_	_
PMRB	Initialized		_			_	_	_
PWCR2	Initialized		_				_	14-bit PWM
PWDR2	Initialized		_			_	_	_
PWCR1	Initialized		_		_	_		_
PWDR1	Initialized		_		_	_	_	_
PDR1	Initialized		_		_	_	_	I/O ports
OSCCR	Initialized	_	—	_		_		Clock pulse generator
PDR3	Initialized		_		_	_	_	I/O ports
PDR4	Initialized		_		_	_	_	_
PDR5	Initialized		_		_	_	_	_
PDR6	Initialized		_		_	_	_	_
PDR7	Initialized	_	_	_		_	_	_
PDR8	Initialized	_	_	_	_	_	_	_
PDR9	Initialized	_	_	_	_		_	_
PDRA	Initialized	_	_	_	_		_	_
PDRB	Initialized		_					_

Register Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	Module
PUCR1	Initialized		_		_			I/O ports
PUCR3	Initialized		_		_			_
PUCR5	Initialized	_		_	_	_	_	
PUCR6	Initialized	_		_	_	_	_	
PCR1	Initialized	_		_	_	_	_	
PCR3	Initialized						_	
PCR4	Initialized		_				—	
PCR5	Initialized		_				—	
PCR6	Initialized	_	_	_	_	_	—	
PCR7	Initialized	_	_	_	_	_	_	_
PCR8	Initialized	_	_	_	_	_	_	_
PCR9	Initialized						_	
PCRA	Initialized	_	_	_	_	_	_	
SYSCR1	Initialized		_				—	System
SYSCR2	Initialized	_	_	_	_	_	_	
IEGR	Initialized	_		_	_	_	_	Interrupts
IENR1	Initialized	_	_	_	_	_	_	_
IENR2	Initialized		_	_		_	_	
INTM	Initialized	_	_	_	_	_	_	
IRR1	Initialized	_	_	_	_	_	_	
IRR2	Initialized	_	_	_	_	_	_	
IWPR	Initialized	_	_	_	_	_	_	_
CKSTPR1	Initialized	_	_	_	_	_	_	System
CKSTPR2	Initialized	_	—		_			_

Notes: — is not initialized.

1. AEC: Asynchronous event counter

- 2. WDT: Watchdog timer
- 3. LCD: LCD controller/driver

Section 24 Electrical Characteristics

24.1 Absolute Maximum Ratings for F-ZTAT Version

Table 24.1 lists the absolute maximum ratings.

Table 24.1	Absolute Maximu	m Ratings
-------------------	-----------------	-----------

Item		Symbol	Value	Unit	Note
Power supply v	Power supply voltage		-0.3 to +4.3	V	*1
Analog power s	upply voltage	AV_{cc}	-0.3 to +4.3	V	_
Input voltage	Other than port B	V_{in}	–0.3 to $V_{\rm cc}$ +0.3	V	-
	Port B	AV_{in}	–0.3 to AV $_{\rm cc}$ +0.3	V	-
Operating temp	erature	T_{opr}	-20 to +75 (regular specifications)* ²	°C	_
			-40 to +85 (wide-range specifications)* ²		
			+75 (products shipped as chips)* ³	_	
Storage temper	ature	T _{stg}	–55 to +125	°C	-

Notes: 1. Permanent damage may occur to the chip if absolute maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.

 When the operating voltage (Vcc) for reading the flash memory is from 2.7 V to 3.6 V, the operating temperature (Ta) for programming/erasing ranges from -20 to +75°C. When the operating voltage (Vcc) for reading the flash memory is from 1.8 V to 3.6 V, the operating temperature (Ta) for programming/erasing ranges from -20 to +50°C.


3. Power may be applied when the temperature is between -20 to +75°C.

24.2 Electrical Characteristics for F-ZTAT Version

24.2.1 Power Supply Voltage and Operating Range


The power supply voltage and operating range are indicated by the shaded region in the figures.


(1) Power Supply Voltage and Oscillation Frequency Range



- Sleep (high-speed) mode
- · Refer to no.1 in the note.

(2) Power Supply Voltage and Operating Frequency Range






· Subactive mode

· Subsleep mode (except CPU)

· Watch mode (except CPU)

- Notes: 1. The value in parentheses is the minimum operating frequency when an external clock is input. When using a resonator, the minimum operating frequency (φ) is 2 MHz.
 - The value in parentheses is the minimum operating frequency when an external clock is input. When using a resonator, the minimum operating frequency (φ) is 31.25 kHz.

(3) Analog Power Supply Voltage and A/D Converter Operating Frequency Range



Notes: 1. The minimum operating frequency (φ) is 2 MHz when using a resonator; and 1 MHz when using an external clock.

2. The minimum operating frequency (ϕ) is 31.25 kHz when using a resonator; and 15.625 kHz when using an external clock.

24.2.2 DC Characteristics

Table 24.2 lists the DC characteristics.

Table 24.2 DC Characteristics

 $V_{cc} = 1.8$ V to 3.6 V, $AV_{cc} = 1.8$ V to 3.6 V, $V_{ss} = AV_{ss} = 0.0$ V, unless otherwise specified.

					Valu	ies		
ltem	Symbol	Applicable Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Input high voltage	V _{iH}	RES, NMI* ³ , WKP0 to WKP7, IRQ4, AEVL, AEVH, TMIF, ADTRG, SCK32, SCK31, SCK4		0.9V _{cc}	_	V _{cc} + 0.3	V	
		IRQ0, IRQ1, IRQ3		0.9V _{cc}	_	AV _{cc} + 0.3	_	
		RXD32, RXD31		0.8V _{cc}	_	V _{cc} + 0.3		
		OSC1		$0.9V_{cc}$	_	V _{cc} + 0.3	_	
		X1	$\rm V_{\rm cc}$ = 2.7 to 3.6 V	$0.9V_{cc}$	—	V _{cc} + 0.3		
		P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P93, PA0 to PA3, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCA2, TIOCB1, TIOCB2, SCL, SDA		0.8V _{cc}	_	V _{cc} + 0.3		
		PB0 to PB7		0.8V _{cc}	_	AV _{cc} + 0.3		
		IRQAEC		$0.9V_{\rm cc}$	—	V _{cc} + 0.3	_	

		Applicable			Valu	ies		
ltem	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Input low voltage	V _{IL}	RES, NMI* ³ , WKP0 to WKP7, IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, AEVL, AEVH, TMIF, ADTRG, SCK32, SCK31, SCK4		-0.3	_	0.1V _{cc}	V	
		RXD32, RXD31		-0.3	_	0.2V _{cc}		
		OSC1		-0.3	_	$0.1V_{cc}$		
		X1	$V_{\rm cc}$ = 2.7 to 3.6 V	-0.3	_	$0.1V_{cc}$		
		P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P93, PA0 to PA3, TCLKA, TCLKB, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2, SCL, SDA, PB0 to PB7		-0.3	_	0.2V _{cc}		
Output high voltage	V _{oh}	P10, P16, P30 to P32,	$-I_{_{ m OH}} = 1.0 \text{ mA}$ V _{cc} = 2.7 to 3.6 V	$V_{cc} - 1.0$	_	_	V	
		P36, P37 P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3	-I _{он} = 0.1 mA	$V_{cc} - 0.3$	_	_		
		P90 to P93	$I_{_{OH}} = 1.0 \text{ mA}$ $V_{_{CC}} = 2.7 \text{ to } 3.6 \text{ V}$	V _{cc} - 1.0	_	_		
			I _{он} = 0.1 mA	$V_{cc} - 0.3$	_	_		

		Applicable			Valu	es		
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Output low voltage	V _{ot}	P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3	I _{oL} = 0.4 mA	_	_	0.5	V	
		P90 to P93	$I_{_{ m OL}} = 15 \text{ mA},$ $V_{_{ m CC}} = 2.7 \text{ to } 3.6 \text{ V}$	_	—	1.0		
			$I_{_{OL}} = 10 \text{ mA},$ $V_{_{CC}} = 2.2 \text{ to } 3.6 \text{ V}$	_	—	0.5		
			$I_{_{OL}} = 8 \text{ mA}$ $V_{_{CC}} = 1.8 \text{ to } 3.6 \text{ V}$	—	—	0.5		
		SCL, SDA	V_{cc} = 2.0 to 3.6 V I _{oL} = 3.0 mA	—	—	0.4		
			$V_{cc} = 1.8 \text{ to } 2.0 \text{ V}$ $I_{oL} = 3.0 \text{ mA}$	_	—	$0.2V_{cc}$		
Input/output leakage current	I _u	NIMI* ³ , OSC1, X1, P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, IRQAEC, PA0 to PA3, P90 to P93	$V_{IN} = 0.5 \text{ V to}$ $V_{cc} - 0.5 \text{ V}$	_	_	1.0	μΑ	
		PB0 to PB7	$V_{_{\rm IN}} = 0.5$ V to $AV_{_{\rm CC}} - 0.5$ V	—	—	1.0		
Pull-up MOS current	-l _p	P10 to P16, P30, P36, P37, P50 to P57, P60 to P67	$V_{cc} = 3.0 \text{ V},$ $V_{iN} = 0 \text{ V}$	30	_	180	μA	

		Applicable			Valu	ies		
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Input capacitance* ⁴	C _{IN}	All input pins except power supply pin	f = 1 MHz, V _{iN} =0 V, Ta = 25°C	_	_	15.0	pF	
Active mode current consumption	I _{ope1}	V _{cc}	Active (high-speed) mode, $V_{cc} = 1.8 V$, $f_{osc} = 2 MHz$	_	1.1	_	mA	* ¹ * ² * ⁵ Max. guideline = 1.1 × typ.
			Active (high-speed) mode, $V_{cc} = 3.0 V$, $f_{osc} = 4 MHz$	_	3.0	_		* ¹ * ² Max. guideline = 1.1 × typ.
			Active (high-speed) mode, $V_{cc} = 3.0 V$, $f_{osc} = 10 MHz$	_	6.6	10		*1*2
	I _{OPE2}	V _{cc}	Active (medium- speed) mode, $V_{cc} = 1.8 V$, $f_{osc} = 2 MHz$, $\phi_{osc}/64$	_	0.4		mA	* ¹ * ² * ⁵ Max. guideline = 1.1 × typ.
			Active (medium- speed) mode, $V_{cc} = 3.0 V$, $f_{osc} = 4 MHz$, $\phi_{osc}/64$	_	0.7	_		* ¹ * ² Max. guideline = 1.1 × typ.
			Active (medium- speed) mode, $V_{cc} = 3.0 V$, $f_{osc} = 10 MHz$, $\phi_{osc}/64$	_	1.1	1.8		* ¹ * ²
Sleep mode current consumption	I _{sleep}	V _{cc}	V_{cc} = 1.8 V, f_{osc} = 2 MHz	_	0.7	_	mA	* ¹ * ² * ⁵ Max. guideline = 1.1 × typ.
			V_{cc} = 3.0 V, f_{osc} = 4 MHz	_	1.7	_		* ¹ * ² Max. guideline = 1.1 × typ.
			V_{cc} = 3.0 V, f _{osc} = 10 MHz	—	3.5	5.0		*1*2

		Applicable			Valu	es		
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Subactive mode current consumption	I _{SUB}	V _{cc}	$V_{cc} = 2.7 V,$ LCD on, 32-kHz crystal resonator $(\phi_{SUB} = \phi_w/8)$	_	10	_	μA	* ¹ * ² Reference value
			$V_{cc} = 2.7 V,$ LCD on, 32-kHz crystal resonator $(\phi_{SUB} = \phi_w/2)$	_	25	50		*1*2
Subsleep mode current consumption	I _{SUBSP}	V _{cc}	$V_{cc} = 2.7 V,$ LCD on, 32-kHz crystal resonator $(\phi_{SUB} = \phi_w/2)$	_	4.8	16.0	μA	* ¹ * ²
Watch mode current consumption	I _{watch}	V _{cc}	V _{cc} = 1.8 V, Ta = 25°C, 32-kHz crystal resonator, LCD not used	_	0.4	_	μΑ	* ¹ * ² * ⁵ Reference value
			V _{cc} = 2.7 V, 32-kHz crystal resonator, LCD not used	_	2.0	6.0		*1*2
Standby mode current consumption	I _{stby}	V _{cc}	$V_{cc} = 1.8 V,$ Ta = 25°C, 32-kHz crystal resonator not used	_	0.4	_	μA	* ¹ * ² Reference value
			$V_{cc} = 3.0 V,$ Ta = 25°C, 32-kHz crystal resonator not used	_	0.6	_		* ¹ * ² Reference value
			32-kHz crystal resonator not used	_	1.0	5.0		*1*2
			V _{cc} = 3.0 V, 32KSTOP = 1	_	0.3	—		* ^{1*2} Reference value
RAM data retaining voltage	V _{RAM}	V _{cc}		1.5	_	_	V	
Allowable output low	I _{ol}	Output pins except port 9		—	—	0.5	mA	
current (per pin)		P90 to P93		—	_	15.0		

Section 24 Electrical Characteristics

		Applicable			Valu	es	
ltem	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit Notes
Allowable output low	$\Sigma I_{\rm ol}$	Output pins except port 9		_	_	20.0	mA
current (total)		Port 9		_	_	60.0	
Allowable output high	—I _{он}	All output pins	V_{cc} = 2.7 V to 3.6 V	_	_	2.0	mA
current (per pin)			V_{cc} = 1.8 V to 3.6 V	_	_	0.2	
Allowable output high current (total)	$\boldsymbol{\Sigma} - \mathbf{I}_{\rm OH}$	All output pins		_	_	10.0	mA

Notes: 1. Pin states during current measurement.

Mode			Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I _{OPE1})	$V_{\rm cc}$	Only CPU operates On-chip WDT oscillator is off	V_{cc}	Halted	System clock oscillator: crystal resonator
Active (medium-speed) mode (I _{OPE2})	_				Subclock oscillator: Pin X1 = GND
Sleep mode	$V_{\rm cc}$	Only on-chip timers operate	V_{cc}	Halted	-
		On-chip WDT oscillator is off			
Subactive mode	V_{cc}	Only CPU operates	V _{cc}	Halted	System clock oscillator:
		On-chip WDT oscillator is off			crystal resonator
Subsleep mode	$V_{\rm cc}$	Only on-chip timers operate, CPU stops	V_{cc}	Halted	Subclock oscillator: crystal resonator
		On-chip WDT oscillator is off			
Watch mode	$V_{\rm cc}$	Only time base operates, CPU stops	V_{cc}	Halted	-
		On-chip WDT oscillator is off			
Standby mode	V_{cc}	CPU and timers both stop	V _{cc}	Halted	System clock oscillator:
		On-chip WDT oscillator is off			crystal resonator
					Subclock oscillator: Pin X1 = GND (32KSTOP = 0)

- 2. Excludes current in pull-up MOS transistors and output buffers.
- 3. Used for the determination of user mode or boot mode when the reset is released.
- 4. Except for the package for the TLP-85V.
- 5. Only for 4-MHz version.

24.2.3 AC Characteristics

Table 24.3 lists the control signal timing, table 24.4 lists the serial interface timing, and table 24.5 lists the I^2C bus interface timing.

Table 24.3 Control Signal Timing

 $V_{cc} = 1.8 \text{ V}$ to 3.6 V, $AV_{cc} = 1.8 \text{ V}$ to 3.6 V, $V_{ss} = AV_{ss} = 0.0 \text{ V}$, unless otherwise specified.

		Applicable			Values			Reference
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Figure
System clock oscillation frequency	f _{osc}	OSC1, OSC2	V_{cc} = 2.7 to 3.6 V	2.0	_	10.0	MHz	
			V_{cc} = 1.8 to 3.6 V	2.0	_	4.2	_	
OSC clock ($\varphi_{\rm osc}$) cycle time	t _{osc}	OSC1, OSC2	V_{cc} = 2.7 to 3.6 V	100	_	500 (1000)	ns	Figure 24.2 *2
			V_{cc} = 1.8 to 3.6 V	238	_	500 (1000)	_	
System clock (t _{cyc}			1	_	64	t _{osc}	
time				_	_	64	μs	_
Subclock oscillation frequency	f _w	X1, X2		—	32.768 or 38.4	—	kHz	
Watch clock (ϕ_w) cycle time	t _w	X1, X2		_	30.5 or 26.0	_	μs	Figure 24.2
Subclock $(\phi_{_{SUB}})$ cycle time	t _{subcyc}			2	_	8	t _w	*1
Instruction cycle time				2	_	—	t _{cyc} t _{subcyc}	
Oscillation stabilization time	t _{rc}	OSC1, OSC2	Crystal resonator (V_{cc} = 2.7 to 3.6 V)	_	0.8	2.0	ms	
			Crystal resonator (V_{cc} = 2.2 to 3.6 V)	_	1.2	3	_	
			Ceramic resonator (V_{cc} = 2.2 to 3.6 V)	_	20	45	μs	
			Ceramic resonator (other than above)	—	80	—	_	
			Other than above	_	_	50	ms	
		×1, ×2	V_{cc} = 2.2 to 3.6 V	_	_	2.0	s	Figure 5.7
			Other than above	_	4		_	



		Applicable			Values			Reference
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Item	Figure
External clock high width	t _{cph}	OSC1	V_{cc} = 2.7 to 3.6 V	40	_	_	ns	Figure 24.2
			V_{cc} = 1.8 to 3.6 V	95	_	_	_	
		X1		—	15.26 or 13.02	_	μs	-
External clock low width	t _{cpl}	OSC1	V_{cc} = 2.7 to 3.6 V	40	_	_	ns	Figure 24.2
			$V_{\rm cc}$ = 1.8 to 3.6 V	95	—	_		
		X1		_	15.26 or 13.02	_	μs	-
External clock F time	t _{cPr}	OSC1	V_{cc} = 2.7 to 3.6 V	_	_	10	ns	Figure 24.2
			$V_{\rm cc}$ = 1.8 to 3.6 V	_	—	24		
		X1		_	_	55.0		
External clock fall time	t _{cpf}	OSC1	$V_{\rm cc}$ = 2.7 to 3.6 V	_	_	10	ns	Figure 24.2
			$V_{\rm cc}$ = 1.8 to 3.6 V	_	_	24		
		X1		_	_	55.0		
RES pin low width	t _{rel}	RES		10	_	_	t _{cyc}	Figure 24.3* ³
Input pin high width	t _{iH}	IRQ0, IRQ1, NMI, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIF, ADTRG		2	_	_	t _{cyc} t _{subcyc}	Figure 24.4
		AEVL, AEVH	$\rm V_{cc}$ = 2.7 to 3.6 V	50	_	_	ns	-
			$V_{\rm cc}$ = 1.8 to 3.6 V	110	_	_		
	t _{rckwh}	TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2	Single edge specified	1.5	_	_	t _{cyc}	Figure 24.7
			Both edges specified	2.5	—	—		

		Applicable			Value	s		Reference
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Item	Figure
Input pin low width	t _{iL}	IRQ0, IRQ1, NMI, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIF, ADTRG		2	_	—	t _{cyc} t _{subcyc}	Figure 24.4
		AEVL, AEVH	$V_{\rm cc}$ = 2.7 to 3.6 V	50	_	_	ns	_
			$V_{\rm cc}$ = 1.8 to 3.6 V	110	_	_		
	t _{TCKWL}	TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2	Single edge specified	1.5	_	_	t _{cyc}	Figure 24.7
			Both edges specified	2.5	—		_	

Notes: 1. Selected with the SA1 and SA0 bits in the system control register 2 (SYSCR2).

- 2. The value in parentheses is $t_{\mbox{\tiny osc}}$ (max.) when an external clock is used.
- 3. For details on the power-on reset characteristics, refer to table 24.8 and figure 24.1.

Table 24.4 Serial Interface Timing

 $V_{cc} = 1.8$ V to 3.6 V, $AV_{cc} = 1.8$ V to 3.6 V, $V_{ss} = AV_{ss} = 0.0$ V, unless otherwise specified.

				_	Value	s		Reference
Item		Symbol	Test Condition	Min.	Тур.	Max.	Unit	Figure
Input clock	Asynchronous	t _{scyc}		4	_	_	$t_{_{\rm cyc}}$ or	Figure 24.5
cycle	Clocked synchronous			6	_	_	t _{subcyc}	
Input clock p	ulse width	t _{scкw}	0.4	0.4	_	0.6	t _{scyc}	Figure 24.5
Transmit data (clocked synd		t _{TXD}	_	_	_	1	t _{cyc} or t _{subcyc}	Figure 24.6
Receive data	•	t _{RXS}		238	_	—	ns	Figure 24.6
(clocked synd	chronous)		$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	100				
Receive data	hold time	t _{RXH}		238	_	_	ns	Figure 24.6
(clocked synd	chronous)		V_{cc} = 2.7 to 3.6 V	100				

Table 24.5 I²C Bus Interface Timing

 $V_{\rm cc}$ = 1.8 V to 3.6 V, $AV_{\rm cc}$ = 1.8 V to 3.6 V, $V_{\rm ss}$ = 0.0 V, Ta = -20 to +75°C, unless otherwise specified.

		Test		Values			Reference
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Figure
SCL input cycle time	t _{scl}		12t _{cyc} + 600	_	_	ns	Figure 24.8
SCL input high width	t _{sclh}		3t _{cyc} + 300	_	_	ns	_
SCL input low width	t _{scll}		5t _{cyc} + 300	_	_	ns	_
SCL and SDA input fall time	t _{sf}		_	_	300	ns	_
SCL and SDA input spike pulse removal time	t _{sp}		_	_	1t _{cyc}	ns	_
SDA input bus-free time	t _{BUF}		5t _{cyc}	_	_	ns	_
Start condition input hold time	t _{stah}		3t _{cyc}	_	_	ns	_
Retransmission start condition input setup time	$\mathbf{t}_{_{\mathrm{STAS}}}$		$3t_{cyc}$	_	_	ns	_
Setup time for stop condition input	t _{stos}		$3t_{cyc}$	—	—	ns	_
Data-input setup time	t _{sdas}		1t _{cyc} + 20	_	_	ns	—
Data-input hold time	t _{sdah}		0	_	_	ns	_
Capacitive load of SCL and SDA	Cb		0	_	400	pF	_
SCL and SDA output fall time	t _{sr}		_	_	300	ns	_

24.2.4 A/D Converter Characteristics

Table 24.6 lists the A/D converter characteristics.

Table 24.6 A/D Converter Characteristics

$V_{cc} = 1.8 \text{ V}$ to 3.6 V,	$V_{ss} = AV_{ss} = 0.0$	V, unless otherwise specified.
------------------------------------	--------------------------	--------------------------------

		Applicable			Value	es		
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Analog power supply voltage	${\rm AV}_{\rm cc}$	AV_{cc}		1.8	-	3.6	V	*1
Analog input voltage	$AV_{_{IN}}$	AN0 to AN7		-0.3	—	AV _{cc} + 0.3	V	
Analog power	AI_{OPE}	AV_{cc}	$AV_{cc} = 3.0 V$		—	1.0	mA	
supply current	AI _{stop1}	AV _{cc}		_	600	_	μA	* ² Reference value
	AI	AV _{cc}		_	_	5	μΑ	*3
Analog input capacitance	C _{AIN}	AN0 to AN7		—	_	15.0	pF	
Allowable signal source impedance	R _{AIN}			_	-	10.0	kΩ	
Resolution (data length)				_	-	10	bits	
Nonlinearity error			$AV_{cc} = 2.7 V \text{ to } 3.6 V$ $V_{cc} = 2.7 V \text{ to } 3.6 V$	-	—	±3.5	LSB	
			$AV_{cc} = 2.0 V \text{ to } 3.6 V$ $V_{cc} = 2.0 V \text{ to } 3.6 V$	—	_	±5.5	_	
			Other than above		—	±7.5	_	*4
Quantization error				_	_	±0.5	LSB	
Absolute accuracy			$AV_{cc} = 2.7 V \text{ to } 3.6 V$ $V_{cc} = 2.7 V \text{ to } 3.6 V$	_	_	±4.0	LSB	
			$AV_{cc} = 2.0 V \text{ to } 3.6 V$ $V_{cc} = 2.0 V \text{ to } 3.6 V$	_	_	±6.0		
			Other than above	_	_	±8.0	_	*4
Conversion time			$AV_{cc} = 2.7 V \text{ to } 3.6 V$ $V_{cc} = 2.7 V \text{ to } 3.6 V$	6.2	_	124	μs	
			$AV_{cc} = 2.0 V \text{ to } 3.6 V$ $V_{cc} = 2.0 V \text{ to } 3.6 V$	14.7	_	124		
			Other than above	31	_	124	_	

Notes: 1. Set $AV_{cc} = V_{cc}$ when the A/D converter is not used.

2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

- 3. Al_{STOP2} is the current at a reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.
- 4. Conversion time = 31 μ s

24.2.5 LCD Characteristics

Table 24.7 shows the LCD characteristics.

Table 24.7 LCD Characteristics

$V_{cc} = 1.8 \text{ V}$ to 3.6 V, $AV_{cc} = 1.8 \text{ V}$ to 3.6 V, $V_{ss} = AV_{ss} = 0.0 \text{ V}$, unless otherwise specified.

		Applicable			Values			
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Segment driver drop voltage	$V_{\rm DS}$	SEG1 to SEG32	I _D = 2 μA V1 = 2.7 V to 3.6 V	_	_	0.6	V	*1
Common driver drop voltage	V _{DC}	COM1 to COM4	I _D = 2 μA V1 = 2.7 V to 3.6 V	_	_	0.3	V	* ¹
LCD power supply split-resistance	R_{lcd}		Between V1 and $\rm V_{ss}$	1.5	3.0	7.0	MΩ	
LCD display voltage	V	V1		2.2	_	3.6	V	*2
V3 power supply voltage	V_{LCD3}	V3	Between V3 and $\rm V_{\rm ss}$	0.9	1.0	1.1	V	* ³ * ⁴
V2 power supply voltage	$V_{\rm LCD2}$	V2	Between V2 and $\rm V_{ss}$	_	2.0 (V _{LCD3} × 2)	_	V	* ³ * ⁴
V1 power supply voltage	V_{LCD1}	V1	Between V1 and $\rm V_{ss}$	_	3.0 (V _{LCD3} × 3)	_	V	* ³ * ⁴
3-V constant voltage LCD power supply circuit current consumption	I _{LCD}	Vcc	Vcc = 3.0 V Booster clock: 125 kHz	_	20	_	μΑ	Reference value* ⁴ *5

Notes: 1. The voltage drop from power supply pins V1, V2, V3, and V_{ss} to each segment pin or common pin.

- 2. When the LCD display voltage is supplied from an external power source, ensure that the following relationship is maintained: $V1 \ge V2 \ge V3 \ge V_{ss}$.
- 3. The value when the LCD power supply split-resistor is separated and 3-V constant voltage power supply circuit is driven.
- 4. For details on the register (BGRMR) setting range when the voltage of the V3 pin is set to 1.0 V, refer to section 19.3.5, BGR Control Register (BGRMR).
- 5. Includes the current consumption of the band-gap reference circuit (BGR) (operation).

24.2.6 Power-On Reset Circuit Characteristics

Table 24.8 lists the power-on reset circuit characteristics.

Table 24.8 Power-On Reset Circuit Characteristics

 $V_{cc} = 1.8 \text{ V}$ to 3.6 V, $AV_{cc} = 1.8 \text{ V}$ to 3.6 V, $V_{ss} = AV_{ss} = 0.0 \text{ V}$,

Ta = -20 to $+75^{\circ}C$ (regular specifications), Ta = -40 to $+85^{\circ}C$ (wide-range specifications), unless otherwise specified.

					Reference		
Item	Symbol	Test Condition	Min.	Тур.	Max.	Unit	Figure
Reset voltage	V_rst		0.7Vcc	0.8Vcc	0.9Vcc	V	Figure 24.1
Power supply rise tim	e t_vtr		The Vcc ı RES rise)			
Reset count time	t_out		0.8	_	8.0	μs	_
Count start time	t_cr		Adjustabl of the \overline{RE}	-			
On-chip pull-up resistance	Rp	Vcc = 3.0 V	60	100	_	kΩ	Figure 21.1

24.2.7 Watchdog Timer Characteristics

Table 24.9 Watchdog Timer Characteristics

 $V_{cc} = 1.8 \text{ V}$ to 3.6 V, $AV_{cc} = 1.8 \text{ V}$ to 3.6 V, $V_{ss} = AV_{ss} = 0.0 \text{ V}$, Ta = -20 to +75°C (regular specifications), Ta = -40 to +85°C (wide-range specifications), unless otherwise specified.

		Applicable			Values		_	
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
On-chip oscillator overflow time	t _{ovf}			0.2	0.4	_	S	

24.2.8 Flash Memory Characteristics — Preliminary—

Table 24.10 lists the flash memory characteristics.

Table 24.10 Flash Memory Characteristics

Condition A:

 $AV_{cc} = 2.7 \text{ V}$ to 3.6 V, $DV_{cc} = 2.7 \text{ V}$ to 3.6 V, $V_{ss} = AV_{ss} = 0.0 \text{ V}$, $V_{cc} = 2.7 \text{ V}$ to 3.6 V (operating voltage range in reading), $V_{cc} = 3.0 \text{ V}$ to 3.6 V (operating voltage range in programming/erasing), Ta = -20 to +75°C (operating temperature range in programming/erasing: regular specifications, wide-range specifications, products shipped as chips)

Condition B:

 $AV_{cc} = 1.8 \text{ V}$ to 3.6 V, $DV_{cc} = 2.2 \text{ V}$ to 3.6 V, $V_{ss} = AV_{ss} = 0.0 \text{ V}$, $V_{cc} = 1.8 \text{ V}$ to 3.6 V (operating voltage range in reading), $V_{cc} = 3.0 \text{ V}$ to 3.6 V (operating voltage range in programming/erasing), Ta = -20 to +50°C (operating temperature range in programming/erasing: regular specifications, wide-range specifications)

		Symbol	Test Condition		Values	Max. Unit	
Item				Min.	Тур.		Unit
Programming time (per 128 bytes)*1*2*4		t _P		_	7	200	ms
Erase time (per block)*1*3*6		t _e		_	100	1200	ms
Maximum number of reprogrammings		N		1000* ⁸ * ¹¹	10000* ⁹	_	Times
				100* ⁸ * ¹²	10000* ⁹	_	_
Data retention time		t _{DRP}		10* ¹⁰	_	_	Years
Programming	Wait time after SWE bit setting*1	х		1		_	μs
	Wait time after PSU bit setting*1	у		50		_	μs
	Wait time after P bit setting*1*4	z1	$1 \le n \le 6$	28	30	32	μs
		z2	$7 \le n \le 1000$	198	200	202	μs
		z3	Additional- programming	8	10	12	μs
	Wait time after P bit clear*1	α		5	_	_	μs
	Wait time after PSU bit clear*1	β		5	_	_	μs
	Wait time after PV bit setting*1	γ		4		_	μs
	Wait time after dummy write*1	ε		2	_	_	μs
	Wait time after PV bit clear*1	η		2	_	_	μs
	Wait time after SWE bit clear*1	θ		100	_	_	μs
	Maximum programming count*1*4*5	Ν		_	_	1000	Times

		-	Test		Values	;	
Item		Symbol	Condition	Min.	Тур.	Max.	Unit
Erase	Wait time after SWE bit setting*1	х		1	_	_	μs
	Wait time after ESU bit setting*1	у		100	_	_	μs
	Wait time after E bit setting* ¹ * ⁶	Z	10	_	100	ms	
	Wait time after E bit clear*1	α		10	_	_	μs
	Wait time after ESU bit clear*1	β		10	_	_	μs
	Wait time after EV bit setting*1	γ		20	_	_	μs
	Wait time after dummy write*1	ε		2	_	_	μs
	Wait time after EV bit clear*1	η		4	_	_	μs
	Wait time after SWE bit clear*1	θ		100	_	_	μs
	Maximum erase count*1*6*7	Ν		_	_	120	Times

Notes: 1. Make the time settings in accordance with the program/erase algorithms.

 The programming time for 128 bytes. (Indicates the total time for which the P bit in the flash memory control register 1 (FLMCR1) is set. The program-verify time is not included.)

- The time required to erase one block. (Indicates the total time for which the E bit in the flash memory control register 1 (FLMCR1) is set. The erase-verify time is not included.)
- 4. Programming time maximum value (t_P (max.)) = wait time after P bit setting (z) × maximum number of programmings (N)
- 5. Set the maximum number of programmings (N) according to the actual set values of z1, z2, and z3, so that it does not exceed the programming time maximum value (t_P (max.)). The wait time after P bit setting (z1, z2) should be changed as follows according to the value of the number of programmings (n).

Number of programmings (n)

$1 \le n \le 6$	z1 = 30 µs
7 ≤ n ≤ 1000	z2 = 200 µs

- 6. Erase time maximum value (t_e (max.)) = wait time after E bit setting (z) × maximum number of erases (N)
- 7. Set the maximum number of erases (N) according to the actual set value of (z), so that it does not exceed the erase time maximum value (t_{F} (max.)).
- 8. The minimum number of times in which all characteristics are guaranteed following reprogramming. (The guarantee covers the range from 1 to the minimum value.)
- 9. Reference value at 25°C. (Guideline showing number of reprogrammings over which functioning will be retained under normal circumstances.)
- 10. Data retention characteristics within the range indicated in the specifications, including the minimum value for reprogrammings.
- 11. Applies to an operating voltage range when reading data of 2.7 to 3.6 V.
- 12. Applies to an operating voltage range when reading data of 1.8 to 3.6 V.

RENESAS

24.3 Absolute Maximum Ratings for Masked ROM Version

Table 24.11 lists the absolute maximum ratings.

Table 24.11 Absolute Maximum Ratings

Item		Symbol	Value	Unit	Note
Power supply volta	age	V _{cc}	-0.3 to +4.3	V	*1
Analog power sup	ply voltage	AV _{cc}	–0.3 to +4.3	V	
Input voltage	Other than port B	V _{in}	–0.3 to V $_{\rm cc}$ +0.3	V	
	Port B	AV _{in}	–0.3 to AV_{cc} +0.3	V	
Operating temperating	ature	T_{opr}	-20 to +75 (regular specifications)	°C	
			-40 to +85 (wide-range specifications)	_	
			+75 (products shipped as chips)* ²	_	
Storage temperature		T _{stg}	-55 to +125	°C	

Notes: 1. Permanent damage may occur to the chip if absolute maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.

2. Power may be applied when the temperature is between -20 and +75°C.




24.4 Electrical Characteristics for Masked ROM Version

24.4.1 Power Supply Voltage and Operating Range

The power supply voltage and operating range are indicated by the shaded region in the figures.


(1) Power Supply Voltage and Oscillation Frequency Range




minimum value of fosc is 1 MHz.
When a resonator is used, hold VCC at 2.2 V to 3.6 V from power-on until the oscillation settling time has elapsed.



(2) Power Supply Voltage and Operating Frequency Range






· Subactive mode

· Subsleep mode (except CPU)

· Watch mode (except CPU)

- Notes: 1. The value in parentheses is the minimum operating frequency when an external clock is input. When using a resonator, the minimum operating frequency (ϕ) is 2 MHz.
 - The value in parentheses is the minimum operating frequency when an external clock is input. When using a resonator, the minimum operating frequency (φ) is 31.25 kHz.

(3) Analog Power Supply Voltage and A/D Converter Operating Frequency Range



- Notes: 1. The minimum operating frequency (ϕ) is 2 MHz when using a resonator; and 1 MHz when using an external clock.
 - 2. The minimum operating frequency (ϕ) is 31.25 kHz when using a resonator; and 15.625 kHz when using an external clock.



24.4.2 DC Characteristics

Table 24.12 lists the DC characteristics.

Table 24.12 DC Characteristics

 $V_{cc} = 1.8 \text{ V}$ to 3.6 V, $AV_{cc} = 1.8 \text{ V}$ to 3.6 V, $V_{ss} = AV_{ss} = 0.0 \text{ V}$, unless otherwise specified.

					es			
Item	Symbol	Applicable Pins	Test Condition	Min.	Тур.	Max.	Unit	Not
Input high	V	RES, NMI, WKPO to		0.9V _{cc}	_	V _{cc} + 0.3	V	
voltage		WKP7, IRQ4,						
		AEVL, AEVH,						
		TMIF, ADTRG,						
		SCK32, SCK31						
		IRQ0, IRQ1, IRQ3		$0.9V_{\rm cc}$	—	AV_{cc} + 0.3	_	
		RXD32, RXD31		$0.8V_{\rm cc}$	_	V _{cc} + 0.3	_	
		OSC1		$0.9V_{\rm cc}$	—	V _{cc} + 0.3		
		X1	$V_{\rm cc}$ = 2.7 to 3.6 V	$0.9V_{cc}$	_	V _{cc} + 0.3		
		P10 to P16,		$0.8V_{cc}$	_	V _{cc} + 0.3		
		P30 to P32,						
		P36, P37,						
		P40 to P42,						
		P50 to P57,						
		P60 to P67,						
		P70 to P77,						
		P80 to P87,						
		P90 to P93,						
		PA0 to PA3,						
		TCLKA, TCLKB,						
		TCLKC, TIOCA1,						
		TIOCA2, TIOCB1,						
		TIOCB2, SCL, SDA					_	
		PB0 to PB7		$0.8V_{\rm cc}$	_	AV_{cc} + 0.3	_	
		IRQAEC		$0.9V_{cc}$	_	V _{cc} + 0.3		

					Value			
ltem	Symbol	Applicable Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Input low voltage	V _{IL}	RES, NMI, WKP0 to WKP7, IRQ0, IRQ1, IRQ3, IRQ4, IRQAEC, AEVL, AEVH, TMIF, ADTRG, SCK32, SCK31		-0.3		0.1V _{cc}	V	
		RXD32, RXD31		-0.3	_	$0.2V_{\rm cc}$		
		OSC1		-0.3	_	$0.1V_{\rm cc}$		
		X1	$V_{\rm cc}$ = 2.7 to 3.6 V	-0.3	_	$0.1V_{\rm cc}$		
		P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P93, PA0 to PA3, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2, SCL, SDA, PB0 to PB7		-0.3	_	0.2V _{cc}		
Output high voltage	V _{он}	P10 to P16, P30 to P32,	$-I_{_{OH}} = 1.0 \text{ mA}$ $V_{_{CC}} = 2.7 \text{ to } 3.6 \text{ V}$	V _{cc} - 1.0	_	—	V	
		P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3	-I _{oH} = 0.1 mA	$V_{cc} - 0.3$	_	_		
		P90 to P93	$-I_{_{OH}} = 1.0 \text{ mA}$ $V_{_{CC}} = 2.7 \text{ to } 3.6 \text{ V}$	V _{cc} - 1.0	—	_	_	
			-I _{он} = 0.1 mA	$V_{cc} - 0.3$	_	_		

					Value	s		
Item	Symbol	Applicable Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Output Iow voltage	V _{ol}	P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3	I _{oL} = 0.4 mA	_		0.5	V	
		P90 to P93	$I_{_{OL}}$ = 15 mA $V_{_{CC}}$ = 2.7 to 3.6 V	_	_	1.0	_	
			$I_{oL} = 10 \text{ mA}$ $V_{cc} = 2.2 \text{ to } 3.6 \text{ V}$	_	_	0.5		
			$I_{_{OL}} = 8.0 \text{ mA}$ $V_{_{CC}} = 1.8 \text{ to } 3.6 \text{ V}$	_	_	0.5	_	
		SCL, SDA	$V_{cc} = 2.0 \text{ to } 3.6 \text{ V}$ $I_{oL} = 3.0 \text{ mA}$		—	0.4	V	
			$V_{cc} = 1.8 \text{ to } 2.0 \text{ V}$ $I_{oL} = 3.0 \text{ mA}$	—	—	$0.2V_{cc}$		
Input/output leakage current	I _{IL}	NMI, OSC1, X1, P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, IRQAEC, PA0 to P43, P90 to P93	$V_{\rm ps} = 0.5 \text{ V to}$ $V_{\rm cc} - 0.5 \text{ V}$	_	_	1.0	ДЦ Д	
		PB0 to PB7	$V_{IN} = 0.5 V \text{ to}$ AV _{cc} - 0.5 V		_	1.0		
Pull-up MOS current	-l _p	P10 to P16, P30, P36, P37, P50 to P57, P60 to P67	$V_{cc} = 3 V,$ $V_{N} = 0 V$	30	_	180	μA	
Input capacitance*3	C _{IN}	All input pins except power supply pin	f = 1 MHz, $V_{IN} = 0 V,$ $Ta = 25^{\circ}C$	_	_	15.0	pF	

					Value	s		
Item	Symbol	Applicable Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Active mode current consumption	I _{ope1}	V _{cc}	Active (high-speed) mode, $V_{cc} = 1.8 V$, $f_{osc} = 2 MHz$	_	0.7	_	mA	* ¹ * ² Max. guideline = 1.1 × typ.
			Active (high-speed) mode, $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 4 \text{ MHz}$		2.6	_		* ¹ * ² Max. guideline = 1.1 × typ.
			Active (high-speed) mode, V_{cc} = 3.0 V, f_{osc} = 10 MHz	_	6.6	10.0	_	*1*2
	I _{ope2}	V _{cc}	Active (medium-speed) mode, $V_{cc} = 1.8 V$, $f_{osc} = 2 MHz$, $\phi_{osc}/64$	_	0.2	_	mA	* ¹ * ² Max. guideline = 1.1 × typ.
			Active (medium-speed) mode, $V_{cc} = 3.0 V$, $f_{osc} = 4 MHz$, $\phi_{osc}/64$	_	0.4	_		* ¹ * ² Max. guideline = 1.1 × typ.
			Active (medium-speed) mode, $V_{cc} = 3.0 V$, $f_{osc} = 10 MHz$, $\phi_{osc}/64$	-	0.8	1.8		*1*2
Sleep mode current consumption	I _{sleep}	V _{cc}	V_{cc} = 1.8 V, f_{osc} = 2 MHz	_	0.3	_	mA	* ¹ * ² Max. guideline = 1.1 × typ.
			V_{cc} = 3.0 V, f _{osc} = 4 MHz	_	1.2	_	_	* ¹ * ² Max. guideline = 1.1 × typ.
			V _{cc} = 3.0 V, f _{osc} = 10 MHz	_	3.0	5.0		*1*2

					Value	s		
Item	Symbol	Applicable Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Subactive mode current consumption	I _{sub}	V _{cc}	V_{cc} = 1.8 V, LCD on, 32-kHz crystal resonator ($\phi_{sus} = \phi_w/2$)	—	5.9	—	μA	* ¹ * ² Reference value
			V_{cc} = 2.7 V, LCD on, 32-kHz crystal resonator ($\phi_{sub} = \phi_w/8$)	_	5.7	_		* ¹ * ² Reference value
			V_{cc} = 2.7 V, LCD on, 32-kHz crystal resonator ($\phi_{sub} = \phi_w/2$)	_	10.9	50		* ¹ * ²
Subsleep mode current consumption	I	V _{cc}	V_{cc} = 2.7 V, LCD on, 32-kHz crystal resonator ($\phi_{sub} = \phi_w/2$)	_	4.5	10	μA	* ¹ * ²
Watch mode current consumption	I _{watch}	V _{cc}	V _{cc} = 1.8 V, Ta = 25°C, 32-kHz crystal resonator, LCD not used	_	0.5	_	μA	* ^{1*2} Reference value
			V _{cc} = 2.7 V, 32-kHz crystal resonator, LCD not used	_	1.6	6.0	_	* ¹ * ²
Standby mode current consumption	Ι _{stby}	V _{cc}	V _{cc} = 1.8 V, Ta = 25°C, 32-kHz crystal resonator not used	_	0.4	_	μA	* ^{1*2} Reference value
			$V_{cc} = 3.0 V,$ Ta = 25°C, 32-kHz crystal resonator not used	_	0.6	_		* ^{1*2} Reference value
			32-kHz crystal resonator not used	_	1.0	5.0		*1*2
			V _{cc} = 3.0 V, 32KSTOP = 1	_	0.3	—		* ¹ * ² Reference value
RAM data retaining voltage	V _{RAM}	V _{cc}		1.5	_	_	V	
Allowable output low	I _{ol}	Output pins except port 9		_	—	0.5	mA	
current (per pin)		P90 to P93		_	_	15.0	_	

					Value			
Item	Symbol	Applicable Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Allowable output low current (total)	$\Sigma \; {\rm I_{ol}}$	Output pins except port 9		_	_	20.0	mA	
		Port 9		_	_	60.0	_	
Allowable output high current (per pin)	—I _{он}	All output pins	V_{cc} = 2.7 to 3.6 V	_	-	2.0	mA	
			V_{cc} = 1.8 to 3.6 V	_	-	0.2		
Allowable output high	$\Sigma - \mathbf{I}_{\mathrm{OH}}$	All output pins		_	-	10.0	mA	

current (total)

Notes: 1.	Pin states	durina	current	measurement.
-----------	------------	--------	---------	--------------

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active (high-speed) mode (I _{OPE1})	V_{cc}	Only CPU operates On-chip WDT oscillator is off	V_{cc}	Halted	System clock oscillator: crystal resonator
Active (medium-speed) mode (I _{OPE2})	_				Subclock oscillator: Pin X1 = GND
Sleep mode	V_{cc}	Only on-chip timers operate On-chip WDT oscillator is off	V_{cc}	Halted	-
Subactive mode	V _{cc}	Only CPU operates On-chip WDT oscillator is off	V _{cc}	Halted	System clock oscillator: crystal resonator
Subsleep mode	V_{cc}	Only on-chip timers operate, CPU stops	V_{cc}	Halted	Subclock oscillator: crystal resonator
		On-chip WDT oscillator is off			
Watch mode	V_{cc}	Only time base operates, CPU stops	V _{cc}	Halted	-
		On-chip WDT oscillator is off			
		TCSRWD1 (WDON) = 0			
Standby mode	V_{cc}	CPU and timers both stop	V_{cc}	Halted	System clock oscillator:
		On-chip WDT oscillator is off			crystal resonator
		TCSRWD1 (WDON) = 0			Subclock oscillator: Pin X1 = GND (32KSTOP = 0)

2. Excludes current in pull-up MOS transistors and output buffers.

RENESAS

3. Except for the package for the TLP-85V.

24.4.3 AC Characteristics

Table 24.13 lists the control signal timing, table 24.14 lists the serial interface timing, and table 24.15 lists the I^2C bus interface timing.

Table 24.13 Control Signal Timing

 $V_{cc} = 1.8$ V to 3.6 V, $AV_{cc} = 1.8$ V to 3.6 V, $V_{ss} = AV_{ss} = 0.0$ V, unless otherwise specified.

		Applicable			Values			Reference
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Figure
System clock oscillation frequency	f _{osc}	OSC1, OSC2	V_{cc} = 2.7 to 3.6 V	2.0	—	10.0	MHz	
			V_{cc} = 1.8 to 3.6 V	2.0	_	4.2	_	
On-chip oscillator oscillation frequency	R _{osc}		When on-chip oscillator is selected $V_{cc} = 2.7$ to 3.6 V	1.0	_	10.0	_	* ⁴
			When on-chip oscillator is selected $V_{cc} = 1.8$ to 2.7 V	0.5	—	4.2	-	
OSC clock (ϕ_{osc}) cycle time	t _{osc}	OSC1, OSC2	V_{cc} = 2.7 to 3.6 V	100	_	500 (1000)	ns	Figure 24.2 *2
			V_{cc} = 1.8 to 3.6 V	238	_	500 (1000)	-	
On-chip oscillator clock (ϕ_{osc}) cycle time	t _{rosc}		When on-chip oscillator is selected V_{cc} = 2.7 to 3.6 V	100	_	1000	-	*4
			When on-chip oscillator is selected $V_{cc} = 1.8$ to 2.7 V	238	_	2000	_	
System clock (t _{cyc}			1	_	64	t _{osc}	
cycle time				_	_	64	μs	_
Subclock oscillation frequency	f _w	X1, X2		_	32.768 or 38.4	_	kHz	Figure 5.7
Watch clock $(\varphi_{_W})$ cycle time	t _w	X1, X2		_	30.5 or 26.0	—	μs	Figure 24.2
Subclock ($\phi_{_{SUB}}$) cycle time	t _{subcyc}			2	—	8	t _w	* ¹
Instruction cycle time				2	—	—	t _{cyc} t _{subcyc}	

		Applicable			Values	5		Reference
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Figure
Oscillation stabilization time	t _{rc}	OSC1, OSC2	Crystal resonator V_{cc} = 2.7 to 3.6 V	_	0.8	2.0	ms	
			Crystal resonator V_{cc} = 2.2 to 3.6 V	_	1.2	3.0		
			Ceramic resonator V_{cc} = 2.2 to 3.6 V	_	20	45	μs	
			Ceramic resonator Other than above	_	80	_		
			Other than above	_	_	50	ms	
			When on-chip oscillator is selected	_	_	100	μs	*4
		X1, X2	$V_{\rm \tiny CC}$ = 2.2 to 3.6 V	_	_	2.0	S	Figure 5.7
			Other than above	_	4	_		
External clock high width	t _{cph}	OSC1	V_{cc} = 2.7 to 3.6 V	40	_	_	ns	Figure 24.2
			V_{cc} = 1.8 to 3.6 V	95	_	_		
		X1		_	15.26 or 13.02	_	μs	
External clock low	t _{CPL}	OSC1	$V_{\rm cc}$ = 2.7 to 3.6 V	40	_	_	ns	Figure 24.2
width			V_{cc} = 1.8 to 3.6 V	95	_	_		
		X1		-	15.26 or 13.02	—	μs	_
External clock rise	t _{cPr}	OSC1	$V_{\rm cc}$ = 2.7 to 3.6 V	_	_	10	ns	Figure 24.2
time			$V_{\rm cc}$ = 1.8 to 3.6 V	_	_	24	_	
		X1		_	_	55.0	ns	
External clock fall time	t _{CPf}	OSC1	V_{cc} = 2.7 to 3.6 V	_	_	10	ns	Figure 24.2
			V_{cc} = 1.8 to 3.6 V	_		24	_	
		X1	_	_		55.0	ns	
RES pin low width	t _{rel}	RES		10	_	_	t _{cyc}	Figure 24.3*3

		Applicable			Value	s		Reference
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Figure
Input pin high width	t _{iH}	IRQ0, IRQ1, NMI, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIF, ADTRG		2	_	_	t _{cyc} t _{subcyc}	Figure 24.4
		AEVL, AEVH	$V_{\rm cc}$ = 2.7 to 3.6 V	50	—	_	ns	
	_		$V_{\rm cc}$ = 1.8 to 3.6 V	110	—	_		
	t _{rckwh}	TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2	Single edge specified	1.5	_	_	t _{cyc}	Figure 24.7
			Both edges specified	2.5	—	—		
Input pin low width	t _{ıı.}	IRQ0, IRQ1, NMI, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIF, ADTRG		2	_	_	t _{cyc} t _{subcyc}	Figure 24.4
		AEVL, AEVH	V_{cc} = 2.7 to 3.6 V	50	_	_	ns	
			V_{cc} = 1.8 to 3.6 V	110	_	_	_	
	t _{rokwl}	TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2	Single edge specified	1.5	_	_	t _{cyc}	Figure 24.7
			Both edges specified	2.5	_	—	_	

Notes: 1. Selected with the SA1 and SA0 bits in the system control register 2 (SYSCR2).

- 2. The value in parentheses is t_{osc} (max.) when an external clock is used.
- 3. For details on the power-on reset characteristics, refer to table 24.18 and figure 24.1.
- 4. Characteristics vary due to variations in factors such as temperature, power supply voltage, and production lot. When designing the system, give due consideration to the actual usage conditions. For actual data on this product, please contact a Renesas representative.

Table 24.14 Serial Interface Timing

 $V_{cc} = 1.8 \text{ V}$ to 3.6 V, $AV_{cc} = 1.8 \text{ V}$ to 3.6 V, $V_{ss} = AV_{ss} = 0.0 \text{ V}$, unless otherwise specified.

ltem					Value	s		Reference
		Symbol	Test Condition	Min.	Тур. Мах.		Unit	Figure
Input clock	Asynchronous	t _{scyc}		4	—	—	$t_{_{cyc}} \text{ or } t_{_{subcyc}}$	Figure 24.5
cycle	Clocked synchronous			6	_	_	_	
Input clock p	ulse width	t _{scкw}		0.4	_	0.6	t _{scyc}	Figure 24.5
Transmit data (clocked synd		t _{rxD}		_	_	1	$\rm t_{_{cyc}}~ or~ \rm t_{_{subcyc}}$	Figure 24.6
Receive data	•	t _{RXS}		238	_	_	ns	Figure 24.6
(clocked synd	chronous)		V_{cc} = 2.7 to 3.6 V	100	_			
Receive data		t _{RXH}		238	_	_	ns	Figure 24.6
(clocked synd	chronous)		$V_{\rm cc}$ = 2.7 to 3.6 V	100				



Table 24.15 I²C Bus Interface Timing

 $V_{\rm cc}$ = 1.8 V to 3.6 V, $AV_{\rm cc}$ = 1.8 V to 3.6 V, $V_{\rm ss}$ = 0.0 V, Ta = -20 to +75°C, unless otherwise specified.

		Test			Reference		
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Figure
SCL input cycle time	\mathbf{t}_{scl}		12t _{cyc} + 600	_	—	ns	Figure 24.8
SCL input high width	t _{sclh}		3t _{cyc} + 300	_	_	ns	
SCL input low width	t _{scll}		5t _{cyc} + 300	—	—	ns	_
SCL and SDA input fall time	t _{sr}		_	_	300	ns	
SCL and SDA input spike pulse removal time	t _{sp}		_	_	1t _{cyc}	ns	_
SDA input bus-free time	t _{BUF}		5t _{cyc}	—	_	ns	_
Start condition input hold time	t _{stah}		3t _{cyc}	_	—	ns	_
Retransmission start condition input setup time	t _{stas}		3t _{cyc}	_	_	ns	_
Setup time for stop condition input	t _{stos}		3t _{cyc}	_	_	ns	_
Data-input setup time	t _{sdas}		1t _{cyc} + 20	_	_	ns	
Data-input hold time	t _{sdah}		0	_	_	ns	_
Capacitive load of SCL and SDA	Cb		0	_	400	pF	_
SCL and SDA output fall time	t _{sf}		—	_	300	ns	_

24.4.4 A/D Converter Characteristics

Table 24.16 lists the A/D converter characteristics.

Table 24.16 A/D Converter Characteristics

 $V_{cc} = 1.8$ V to 3.6 V, $AV_{cc} = 1.8$ V to 3.6 V, $V_{ss} = AV_{ss} = 0.0$ V, unless otherwise specified.

		Applicable			Value	s		
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Analog power supply voltage	AV_{cc}	AV_{cc}		1.8	_	3.6	V	*1
Analog input voltage	AV_{IN}	AN0 to AN7		-0.3	_	AV _{cc} + 0.3	V	
Analog power supply	AI_{OPE}	AV_{cc}	$AV_{cc} = 3.0 V$	_	_	1.0	mA	
current	AI	AV _{cc}		_	600	-	μA	* ² Reference value
	AI	AV_{cc}		_	_	5	μA	*3
Analog input capacitance	$C_{_{\text{AIN}}}$	AN0 to AN7		_	_	15.0	pF	
Allowable signal source impedance	R _{AIN}			_	_	10.0	kΩ	
Resolution (data length)				_	—	10	bits	
Nonlinearity error			$AV_{cc} = 2.7 V \text{ to } 3.6 V$ $V_{cc} = 2.7 V \text{ to } 3.6 V$	_	_	±3.5	LSB	
			$AV_{cc} = 2.0 V \text{ to } 3.6 V$ $V_{cc} = 2.0 V \text{ to } 3.6 V$	_	—	±5.5	_	
			Other than above	_	_	±7.5	_	*4
Quantization error				_	_	±0.5	LSB	
Absolute accuracy			$AV_{cc} = 2.7 V \text{ to } 3.6 V$ $V_{cc} = 2.7 V \text{ to } 3.6 V$	_	_	±4.0	LSB	
			$AV_{cc} = 2.0 V \text{ to } 3.6 V$ $V_{cc} = 2.0 V \text{ to } 3.6 V$	_	—	±6.0	_	
			Other than above	_	_	±8.0	_	*4

		Applicable Pins		Values			_	
Item	Symbol		Test Condition	Min.	Тур.	Max.	Unit	Notes
Conversion time			$AV_{cc} = 2.7 V \text{ to } 3.6 V$ $V_{cc} = 2.7 V \text{ to } 3.6 V$	6.2	_	124	μs	
			$AV_{cc} = 2.0 V \text{ to } 3.6 V$ $V_{cc} = 2.0 V \text{ to } 3.6 V$	14.7	_	124		
			Other than above	31	_	124	_	

Notes: 1. Set $AV_{cc} = V_{cc}$ when the A/D converter is not used.

2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

- 3. Al_{STOP2} is the current at a reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.
- 4. Conversion time = $62 \ \mu s$

24.4.5 LCD Characteristics

Table 24.17 shows the LCD characteristics.

Table 24.17 LCD Characteristics

 $V_{cc} = 1.8 \text{ V}$ to 3.6 V, $AV_{cc} = 1.8 \text{ V}$ to 3.6 V, $V_{ss} = AV_{ss} = 0.0 \text{ V}$, unless otherwise specified.

		Applicable			Values	6		
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
Segment driver drop voltage	$V_{\rm ds}$	SEG1 to SEG32	$I_{_{D}} = 2 \ \mu A$ V1 = 2.7 V to 3.6 V	_	_	0.6	V	*1
Common driver drop voltage	V _{dc}	COM1 to COM4	$I_{_{D}} = 2 \ \mu A$ V1 = 2.7 V to 3.6 V	-	_	0.3	V	*1
LCD power supply split- resistance	R_{lcd}		Between V1 and $\rm V_{ss}$	1.5	3.0	7.0	MΩ	
LCD display voltage	V	V1		2.2	—	3.6	V	*2
V3 power supply voltage	V_{LCD3}	V3	Between V3 and $\rm V_{ss}$	0.9	1.0	1.1	V	* ³ * ⁴
V2 power supply voltage	V_{LCD2}	V2	Between V2 and V_{ss}	_	2.0 (V _{LCD3} × 2)	_	V	* ³ * ⁴
V1 power supply voltage	V_{LCD1}	V1	Between V1 and $\rm V_{ss}$	_	3.0 (V _{LCD3} × 3)	-	V	*3*4
3-V constant voltage LCD power supply circuit current consumption	I _{LCD}	Vcc	V _{cc} = 3.0 V Booster clock: 125 kHz	_	20	_	μΑ	Reference value* ⁴ * ⁵

Notes: 1. The voltage drop from power supply pins V1, V2, V3, and V_{ss} to each segment pin or common pin.

- 2. When the LCD display voltage is supplied from an external power source, ensure that the following relationship is maintained: $V1 \ge V2 \ge V3 \ge V_{ss}$.
- 3. The value when the LCD power supply split-resistor is separated and 3-V constant voltage power supply circuit is driven.
- 4. For details on the register (BGRMR) setting range when the voltage of the V3 pin is set to 1.0 V, refer to section 19.3.5, BGR Control Register (BGRMR).
- 5. Includes the current consumption of the band-gap reference circuit (BGR) (operation).

RENESAS

24.4.6 Power-On Reset Circuit Characteristics

Table 24.18 lists the power-on reset circuit characteristics.

Table 24.18 Power-On Reset Circuit Characteristics

 $V_{cc} = 1.8 \text{ V}$ to 3.6 V, $AV_{cc} = 1.8 \text{ V}$ to 3.6 V, $V_{ss} = AV_{ss} = 0.0 \text{ V}$,

Ta = -20 to $+75^{\circ}C$ (regular specifications), Ta = -40 to $+85^{\circ}C$ (wide-range specifications), unless otherwise specified.

			Values			Reference		
Item	Symbol	Test Condition	Min.	Min. Typ. Max.		Unit	Figure	
Reset voltage	V_rst		0.7Vcc	0.8Vcc	0.9Vcc	V	Figure 24.1	
Power supply rise time	t_vtr			rise time s rise time.	should be :	shorter than half	_	
Reset count time	t_out		0.8	_	4.0	μs	_	
Count start time	t_cr		,	ole by the v or of the RE		e external	_	
On-chip pull-up resistance	Rp	Vcc = 3.0 V	60	100	_	kΩ	Figure 21.1	




Figure 24.1 Power-On Reset Circuit Reset Timing

24.4.7 Watchdog Timer Characteristics

Table 24.19 Watchdog Timer Characteristics

 $V_{cc} = 1.8 \text{ V}$ to 3.6 V, $AV_{cc} = 1.8 \text{ V}$ to 3.6 V, $V_{ss} = AV_{ss} = 0.0 \text{ V}$,

Ta = -20 to $+75^{\circ}C$ (regular specifications), Ta = -40 to $+85^{\circ}C$ (wide-range specifications), unless otherwise specified.

		Applicable			Values			
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit	Notes
WDT on-chip oscillator overflow time	t _{ovf}			0.2	0.4	_	S	

24.5 **Operation Timing**

Figures 24.2 to 24.7 show operation timings.




Figure 24.2 Clock Input Timing




Figure 24.3 **RES** Low Width Timing

RENESAS




Figure 24.4 Input Timing




Figure 24.5 SCK3 Input Clock Timing






Figure 24.6 SCI3 Input/Output Timing in Clocked Synchronous Mode




Figure 24.7 Clock Input Timing for TCLKA to TCLKC Pins




Figure 24.8 I²C Bus Interface Input/Output Timing

24.6 Output Load Circuit




Figure 24.9 Output Load Condition

24.7 Recommended Resonators

Table 24.20 Recommended Crystal Resonators

Frequency (MHz)	Manufacturer	Product Type
4.194	Kyocera Kinseki Corporation	HC-491U-S
10	Kyocera Kinseki Corporation	HC-491U-S

Table 24.21 Recommended Ceramic Resonators

Frequency (MHz)	Manufacturer	Product Type
2	Murata Manufacturing Co., Ltd.	CSTCC2M00G53-B0
	Murata Manufacturing Co., Ltd.	CSTCC2M00G56-B0
4.194	Murata Manufacturing Co., Ltd.	CSTLS4M19G53-B0
	Murata Manufacturing Co., Ltd.	CSTLS4M19G56-B0
10	Murata Manufacturing Co., Ltd.	CSTLS10M0G53-B0
	Murata Manufacturing Co., Ltd.	CSTLS10M0G56-B0

24.8 Usage Note

The F-ZTAT and masked ROM versions satisfy the electrical characteristics shown in this manual, but actual electrical characteristic values, operating margins, noise margins, and other properties may vary due to differences in manufacturing process, on-chip ROM, layout patterns, and so on.

When system evaluation testing is carried out using the F-ZTAT version, the same evaluation testing should also be conducted for the masked ROM version when changing over to that version.



Appendix

A. Instruction Set

A.1 Instruction List

Condition Code

Symbol	Description
Rd	General destination register
Rs	General source register
Rn	General register
ERd	General destination register (address register or 32-bit register)
ERs	General source register (address register or 32-bit register)
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition-code register
Ν	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
disp	Displacement
\rightarrow	Transfer from the operand on the left to the operand on the right, or transition from the state on the left to the state on the right
+	Addition of the operands on both sides
-	Subtraction of the operand on the right from the operand on the left
×	Multiplication of the operands on both sides
÷	Division of the operand on the left by the operand on the right
^	Logical AND of the operands on both sides
\vee	Logical OR of the operands on both sides
\oplus	Logical exclusive OR of the operands on both sides

Symbol	Description
7	NOT (logical complement)
(), <>	Contents of operand
Note: Gene	eral registers include 8-bit registers (R0H to R7H and R0L to R7L) and 16-bit registers

(R0 to R7 and E0 to E7).

Condition Code Notation (cont)

Symbol	Description
\updownarrow	Changed according to execution result
*	Undetermined (no guaranteed value)
0	Cleared to 0
1	Set to 1
_	Not affected by execution of the instruction
Δ	Varies depending on conditions, described in notes



Table A.1Instruction Set

1. Data Transfer Instructions

					ddro)								No Stat	
	Mnemonic	Operand Size	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @ aa		Operation		Con					Normal	Advanced
MOV	MOV.B #xx:8, Rd	о в	₩ 2	~	0	0	0	0	0	0		#xx:8 → Rd8	1	н	N ↓	z ≎	v	c	z	
NOV	MOV.B Rs, Rd	В	-	2								$Rs8 \rightarrow Rd8$	1_	1_	↓	1	0	_		-
	MOV.B @ERs, Rd	В		-	2							$@ERs \rightarrow Rd8$	_	_	↓ ↓	1	0	_		1
	MOV.B @(d:16, ERs), Rd	В			-	4						$@(d:16, ERs) \rightarrow Rd8$	-	1_	↓	1	0	_	6	-
	MOV.B @(d:24, ERs), Rd	В				8						$@(d:24, ERs) \rightarrow Rd8$	1_	1_	¢	1	0	_	1	
	MOV.B @ERs+, Rd	в					2					@ERs → Rd8 ERs32+1 → ERs32	-	-	\$	\$	0	-	6	6
	MOV.B @aa:8, Rd	В						2				$@aa:8 \rightarrow Rd8$	-	-	\updownarrow	\$	0	—	4	1
	MOV.B @aa:16, Rd	в						4				@aa:16 → Rd8	-	1-	\$	\$	0	—	6	6
	MOV.B @aa:24, Rd	В						6				@aa:24 → Rd8	-	-	\$	\$	0	—	8	3
	MOV.B Rs, @ERd	В			2							$Rs8 \rightarrow @ERd$	-	-	\$	\$	0	—	4	1
	MOV.B Rs, @(d:16, ERd)	в				4						$Rs8 \rightarrow @(d:16, ERd)$	-	-	\$	\$	0	—	6	3
	MOV.B Rs, @(d:24, ERd)	В				8						$Rs8 \rightarrow @(d:24, ERd)$	-	-	\updownarrow	\$	0	—	1	0
	MOV.B Rs, @-ERd	В					2					$ERd32-1 \rightarrow ERd32$ $Rs8 \rightarrow @ERd$	-	-	\$	\$	0	—	6	6
	MOV.B Rs, @aa:8	В						2				Rs8 → @aa:8	-	-	\updownarrow	\$	0	—	4	1
	MOV.B Rs, @aa:16	в						4				Rs8 → @aa:16	-	-	\$	\$	0	—	6	3
	MOV.B Rs, @aa:24	В						6				$Rs8 \rightarrow @aa:24$	-	-	\updownarrow	\$	0	—	8	3
	MOV.W #xx:16, Rd	W	4									#xx:16 → Rd16	-	-	\uparrow	\$	0	—	4	1
	MOV.W Rs, Rd	W		2								$Rs16 \rightarrow Rd16$	-	-	\$	\$	0	—	2	2
	MOV.W @ERs, Rd	W			2							$@ERs \to Rd16$	-	-	\updownarrow	\uparrow	0	—	4	1
	MOV.W @(d:16, ERs), Rd	W				4						$@(d:16, ERs) \rightarrow Rd16$	-	-	\$	\$	0	—	6	6
	MOV.W @(d:24, ERs), Rd	W				8						@(d:24, ERs) → Rd16	-	-	\updownarrow	\$	0	—	1	0
	MOV.W @ERs+, Rd	W					2					@ERs → Rd16 ERs32+2 → @ERd32	-	-	\$	\$	0	_	6	5
	MOV.W @aa:16, Rd	W						4				@aa:16 → Rd16	-	_	\$	\$	0	—	6	6
	MOV.W @aa:24, Rd	W						6				@aa:24 → Rd16	-	-	\$	\$	0	—	8	3
	MOV.W Rs, @ERd	W			2							$Rs16 \rightarrow @ERd$	-	-	\uparrow	\$	0	—	4	1
	MOV.W Rs, @(d:16, ERd)	W				4						$Rs16 \rightarrow @(d:16, ERd)$	-	-	\$	\$	0	—	6	6
	MOV.W Rs, @(d:24, ERd)	w				8						Rs16 \rightarrow @(d:24, ERd)	-	-	\updownarrow	\$	0	—	1	0

RENESAS

									le a 1 (by)								No Stat	. of es ^{*1}
	Mnemonic	Operand Size	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@ aa	@(d, PC)	@ @ aa	I	Operation	1	Con	ditio N	n Co Z	ode	с	Normal	Advanced
MOV	MOV.W Rs, @-ERd	w					2					$\frac{\text{ERd32-2} \rightarrow \text{ERd32}}{\text{Rs16} \rightarrow @\text{ERd}}$	-	-	\$	\$	0	-	6	3
	MOV.W Rs, @aa:16	w						4				Rs16 → @aa:16	_	—	\$	\$	0	—	6	
	MOV.W Rs, @aa:24	w						6				Rs16 → @aa:24	—	_	\$	↕	0	—	8	3
Í	MOV.L #xx:32, Rd	L	6									#xx:32 → Rd32	_	-	\$	↕	0	—	6	6
	MOV.L ERs, ERd	L		2								$ERs32 \rightarrow ERd32$	—	-	\$	€	0	-	2	2
	MOV.L @ERs, ERd	L			4							@ERs \rightarrow ERd32	_	_	\$	€	0	-	8	3
	MOV.L @(d:16, ERs), ERd	L				6						@(d:16, ERs) → ERd32	_	-	\$	€	0	_	1	0
	MOV.L @(d:24, ERs), ERd	L				10						$@(d:24, ERs) \rightarrow ERd32$	_	-	\$	\$	0	—	1	4
	MOV.L @ERs+, ERd	L					4					@ERs → ERd32 ERs32+4 → ERs32	-	-	\$	\$	0	-	1	0
	MOV.L @aa:16, ERd	L						6				@aa:16 \rightarrow ERd32	_	-	\$	\$	0	—	1	0
	MOV.L @aa:24, ERd	L						8				@aa:24 \rightarrow ERd32	—	-	\$	\$	0	—	1	2
	MOV.L ERs, @ERd	L			4							$ERs32 \rightarrow @ERd$	—	-	\$	\$	0	—	8	3
	MOV.L ERs, @(d:16, ERd)	L				6						$ERs32 \rightarrow @(d:16, ERd)$	_	-	\$	\updownarrow	0	—	1	0
	MOV.L ERs, @(d:24, ERd)	L				10						$ERs32 \rightarrow @(d:24, ERd)$	_	-	\$	\$	0	—	1	4
	MOV.L ERs, @-ERd	L					4					$ERd32-4 \rightarrow ERd32$ $ERs32 \rightarrow @ERd$	-	-	\$	\$	0	—	1	0
	MOV.L ERs, @aa:16	L						6				ERs32 → @aa:16	—	-	\$	\$	0	—	1	0
	MOV.L ERs, @aa:24	L						8				$ERs32 \rightarrow @aa:24$	—	-	\$	\updownarrow	0	-	1	2
POP	POP.W Rn	W									2	$\begin{array}{l} @ SP \to Rn16 \\ \\ SP+2 \to SP \end{array}$	—	-	\$	€	0	-	6	;
	POP.L ERn	L									4	$\begin{array}{l} @ SP \to ERn32 \\ SP+4 \to SP \end{array}$	-	-	\$	€	0	—	1	0
PUSH	PUSH.W Rn	W									2	$SP-2 \rightarrow SP$ Rn16 $\rightarrow @SP$	—	-	\$	€	0	-	6	;
	PUSH.L ERn	L									4	$SP-4 \rightarrow SP$ ERn32 $\rightarrow @SP$	-	-	\$	\$	0	-	1	0
MOVFPE	MOVFPE @aa:16, Rd	в						4				Cannot be used in this LSI		anno is LS	t be SI	use	ed ir	n N		
MOVTPE	MOVTPE Rs, @aa:16	В						4				Cannot be used in this LSI		anno is LS	ı					

2. Arithmetic Instructions

									le ai (by)								No Stat	. of tes ^{*1}
	Mnemonic	Operand Size	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @ aa		Operation		1		n Co			Normal	Advanced
ADD	ADD.B #xx:8, Rd	о В	#	~	0	0	0	0	0	0	Ι	$Rd8+#xx:8 \rightarrow Rd8$	1	н \$	N ↓	z ≎	v ≎	C ↓		▲ 2
ADD	ADD.B Rs, Rd	В	2	2								$Rd8+Rs8 \rightarrow Rd8$	_	↓ ↓	↓ ↓	↓	↓	↓ ↓		2
	ADD.W #xx:16, Rd	W	4	2								Rd16+#xx:16 \rightarrow Rd16	_	↓ (1)		↓	↓	↓		4
	ADD.W Rs, Rd	w	-	2								Rd16+Rs16 \rightarrow Rd16	_	(1)	-	↔	↓	↓ ↓	<u> </u>	+ 2
	ADD.L #xx:32, ERd	L	6	2								ERd32+#xx:32 \rightarrow	_	(1)	-	\rightarrow	↓	↓ ↓		2 6
	ADD.L #XX.32, ERU	L	0									ERd32	_	(2)	↓	Ŷ	Ŷ	↓)
	ADD.L ERs, ERd	L		2								ERd32+ERs32 → ERd32	_	(2)	\$	≎	\$	\$		2
ADDX	ADDX.B #xx:8, Rd	в	2									$Rd8+#xx:8 + C \rightarrow Rd8$	—	\$	\$	(3)	\updownarrow	\$	2	2
	ADDX.B Rs, Rd	в		2								$Rd8+Rs8+C \rightarrow Rd8$	—	\$	\$	(3)	\$	\$	2	2
ADDS	ADDS.L #1, ERd	L		2								ERd32+1 \rightarrow ERd32	—	-	-	—	—	-	2	2
	ADDS.L #2, ERd	L		2								$ERd32+2 \rightarrow ERd32$	—	—	-	—	_	—	2	2
	ADDS.L #4, ERd	L		2								$ERd32+4 \rightarrow ERd32$	—	—	-	_	_	—	2	2
INC	INC.B Rd	в		2								$Rd8+1 \rightarrow Rd8$	—	—	\$	\$	\$	—	2	2
	INC.W #1, Rd	W		2								$Rd16+1 \rightarrow Rd16$	_	—	\$	€	\$	—	2	2
	INC.W #2, Rd	W		2								$Rd16+2 \rightarrow Rd16$	_	—	\$	€	\updownarrow	_	2	2
	INC.L #1, ERd	L		2								ERd32+1 \rightarrow ERd32	_	—	\$	\$	\$	—	2	2
	INC.L #2, ERd	L		2								$ERd32+2 \rightarrow ERd32$	_	—	\$	\$	\$	—	2	2
DAA	DAA Rd	в		2								Rd8 decimal adjust \rightarrow Rd8	—	*	\$	\$	*	-	2	2
SUB	SUB.B Rs, Rd	в		2								$Rd8-Rs8 \rightarrow Rd8$	_	\$	\$	€	\$	\$	2	2
	SUB.W #xx:16, Rd	W	4									Rd16–#xx:16 \rightarrow Rd16	—	(1)	\$	\$	\$	\$	4	4
	SUB.W Rs, Rd	W		2								Rd16–Rs16 \rightarrow Rd16	—	(1)	\$	\$	\$	\$	2	2
	SUB.L #xx:32, ERd	L	6									ERd32–#xx:32 \rightarrow ERd32	_	(2)	\$	€	\updownarrow	\$	(6
	SUB.L ERs, ERd	L		2								$ERd32-ERs32 \rightarrow ERd32$	_	(2)	\$	\$	\updownarrow	\$	2	2
SUBX	SUBX.B #xx:8, Rd	В	2									Rd8–#xx:8–C \rightarrow Rd8	_	\$	\$	(3)	\$	\$	2	2
	SUBX.B Rs, Rd	В		2								Rd8–Rs8–C \rightarrow Rd8	_	\$	\$	(3)	\$	\$	2	2
SUBS	SUBS.L #1, ERd	L		2								ERd32–1 \rightarrow ERd32	_	-	-	_	_	-	2	2
	SUBS.L #2, ERd	L		2								ERd32–2 \rightarrow ERd32	_	-	-	_	_	-	2	2
	SUBS.L #4, ERd	L		2								ERd32–4 \rightarrow ERd32	_	-	-	_	_	-	2	2
DEC	DEC.B Rd	В		2								Rd8–1 \rightarrow Rd8	_	-	\$	≎	\$	-	2	2
	DEC.W #1, Rd	W		2								Rd16–1 \rightarrow Rd16	—	-	\$	\$	\$	-	2	2
	DEC.W #2, Rd	W		2								Rd16–2 \rightarrow Rd16	_	—	\$	€	\updownarrow	_		2

RENESAS

									de a n (by)									. of es ^{*1}
	Mnemonic	Operand Size	×	_	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa		Operation		Con	ditio	n Co	ode		Normal	Advanced
		_	XX#	R	0	0	0	0	0	0			I	н	N	z	v	С		
DEC	DEC.L #1, ERd	L		2					-			ERd32–1 \rightarrow ERd32	-	-	\$	\$	\$	-		2
	DEC.L #2, ERd	L		2								ERd32–2 \rightarrow ERd32	-	-	\$	\$	\$	-		2
DAS	DAS.Rd	В		2								Rd8 decimal adjust \rightarrow Rd8	_	*	1	\$	*	-		2
MULXU	MULXU. B Rs, Rd	В		2								$Rd8 \times Rs8 \rightarrow Rd16$ (unsigned multiplication)	-	-	-	-	-	-	1	4
	MULXU. W Rs, ERd	W		2								$Rd16 \times Rs16 \rightarrow ERd32$ (unsigned multiplication)	-	-	-	-	—	-	2	2
MULXS	MULXS. B Rs, Rd	в		4								$Rd8 \times Rs8 \rightarrow Rd16$ (signed multiplication)	—	-	\$	\$	—	-	1	6
	MULXS. W Rs, ERd	w		4								$Rd16 \times Rs16 \rightarrow ERd32$ (signed multiplication)	-	-	\$	\$	—	-	2	4
DIVXU	DIVXU. B Rs, Rd	В		2								Rd16 \div Rs8 \rightarrow Rd16 (RdH: remainder, RdL: quotient) (unsigned division)	-	-	(6)	(7)		-	1	4
	DIVXU. W Rs, ERd	w		2								$ERd32 \div Rs16 \rightarrow ERd32$ (Ed: remainder, Rd: quotient) (unsigned division)		-	(6)	(7)	_		2	2
DIVXS	DIVXS. B Rs, Rd	В		4								$Rd16 \div Rs8 \rightarrow Rd16$ (RdH: remainder, RdL: quotient) (signed division)	-	-	(8)	(7)		-	1	6
	DIVXS. W Rs, ERd	w		4								$ERd32 \div Rs16 \rightarrow ERd32$ (Ed: remainder, Rd: quotient) (signed division)	-	-	(8)	(7)	_	-	2	24
CMP	CMP.B #xx:8, Rd	в	2									Rd8–#xx:8	—	\$	\$	\$	\$	\$:	2
	CMP.B Rs, Rd	в		2								Rd8–Rs8	—	\$	\$	\$	\$	\$:	2
	CMP.W #xx:16, Rd	W	4									Rd16-#xx:16	—	(1)	\$	\$	\$	\$		4
	CMP.W Rs, Rd	W		2								Rd16–Rs16	—	(1)	\$	\$	\$	\$:	2
	CMP.L #xx:32, ERd	L	6									ERd32-#xx:32	—	(2)	\$	€	\$	€		4
	CMP.L ERs, ERd	L		2								ERd32–ERs32	—	(2)	\$	\$	\$	\$:	2

			I		ddr					nd ytes)								No Stat	. of es ^{*1}
	Mnemonic	Operand Size	~		@ERn	@(d, ERn)	@-ERn/@ERn+	a	@(d, PC)	@aa		Operation		Con	ditic	on Co	ode		Normal	Advanced
		g	XX#	å	0	0	0	@ aa	0	0			I	н	Ν	z	v	С	۶	Ad
NEG	NEG.B Rd	В		2								$0-Rd8 \rightarrow Rd8$	-	\$	\updownarrow	\updownarrow	\$	\$	2	2
	NEG.W Rd	W		2								$0-Rd16 \rightarrow Rd16$	-	\$	\updownarrow	\$	\$	\$:	2
	NEG.L ERd	L		2								$0-ERd32 \rightarrow ERd32$	-	\$	\$	\$	\$	\$:	2
EXTU	EXTU.W Rd	W		2								$0 \rightarrow (\text{} \text{of Rd16})$	-	-	0	\$	0	-	:	2
	EXTU.L ERd	L		2								$0 \rightarrow$ (<bits 16="" 31="" to=""> of ERd32)</bits>	-	-	0	\$	0	-	:	2
EXTS	EXTS.W Rd	W		2								(<bit 7=""> of Rd16) \rightarrow (<bits 15="" 8="" to=""> of Rd16)</bits></bit>	-	-	\$	\$	0	-	:	2
	EXTS.L ERd	L		2								(<bit 15=""> of ERd32) \rightarrow (<bits 16="" 31="" to=""> of ERd32)</bits></bit>	-	-	\$	\$	0	-	:	2



3. Logic Instructions

							•		le a n (by	nd /tes)								No Stat	. of es ^{*1}
	Mnemonic	Operand Size	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	0 @ aa	1	Operation		Con	ditio	n Co	v	с	Normal	Advanced
AND	AND.B #xx:8, Rd	В	2	-								Rd8∧#xx:8 → Rd8		_	1	- \$	0	_		2
/	AND.B Rs, Rd	В	_	2								$Rd8 \land Rs8 \rightarrow Rd8$	_	_	\$	÷ Ĵ	0	_	2	2
	AND.W #xx:16, Rd	w	4									Rd16∧#xx:16 → Rd16	_	_	\$	\$	0	_	4	4
	AND.W Rs, Rd	w		2								Rd16∧Rs16 → Rd16	_	_	\$	\$	0	_	2	2
	AND.L #xx:32, ERd	L	6									$ERd32^{\#xx:32} \rightarrow ERd32$	_	_	\$	1	0	_	6	6
	AND.L ERs, ERd	L		4								$ERd32 \land ERs32 \rightarrow ERd32$	_	_	1	1	0	_	4	4
OR	OR.B #xx:8, Rd	В	2									$Rd8 \lor \#xx:8 \rightarrow Rd8$	_	_	\$	\$	0	_	2	2
	OR.B Rs, Rd	В		2								Rd8∨Rs8 → Rd8	_	_	\$	\$	0	_	2	2
	OR.W #xx:16, Rd	W	4									Rd16∨#xx:16 → Rd16	-	—	\$	\$	0	—	4	4
	OR.W Rs, Rd	W		2								Rd16∨Rs16 \rightarrow Rd16	_	—	\$	\$	0	—	2	2
	OR.L #xx:32, ERd	L	6									$ERd32 \lor \#xx:32 \rightarrow ERd32$	—	—	\$	€	0	-	6	6
	OR.L ERs, ERd	L		4								$ERd32{\smallsetminus}ERs32 \to ERd32$	—	—	\$	€	0	—	4	4
XOR	XOR.B #xx:8, Rd	В	2									Rd8⊕#xx:8 → Rd8	—	—	\$	\$	0	—	2	2
	XOR.B Rs, Rd	В		2								Rd8⊕Rs8 → Rd8	—	—	\$	\$	0	—	2	2
	XOR.W #xx:16, Rd	W	4									$Rd16 \oplus #xx:16 \rightarrow Rd16$	—	—	\$	€	0	—	4	4
	XOR.W Rs, Rd	W		2								$Rd16 \oplus Rs16 \rightarrow Rd16$	—	—	\$	€	0	—	2	2
	XOR.L #xx:32, ERd	L	6									$ERd32 {\oplus} \#xx:32 \rightarrow ERd32$	—	—	\$	€	0	—	6	6
	XOR.L ERs, ERd	L		4								$ERd32{\oplus}ERs32 \to ERd32$	—	—	\$	€	0	—	4	4
NOT	NOT.B Rd	В		2								$\neg \text{Rd8} \rightarrow \text{Rd8}$	—	—	\$	\$	0	—	2	2
	NOT.W Rd	W		2								\neg Rd16 \rightarrow Rd16	—	—	\$	€	0	—	2	2
	NOT.L ERd	L		2								$\neg \text{ Rd32} \rightarrow \text{ Rd32}$	—	—	\$	\$	0	—	2	2

4. Shift Instructions

							ng Ler)								No. Stat	. of es ^{*1}
	Mnemonic	Operand Size	x		@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa		Operation		Con	ditio	n Co	ode	-	Normal	Advanced
		õ	XX#	Rn	0	0	ġ	0	0	0			Т	н	Ν	z	۷	с	ž	Ac
SHAL	SHAL.B Rd	В		2									_	-	\uparrow	\$	↕	\$	2	2
	SHAL.W Rd	W		2									—	-	\updownarrow	\$	\updownarrow	\$	2	2
	SHAL.L ERd	L		2								MSB LSB	—	-	\$	\$	\updownarrow	\$	2	2
SHAR	SHAR.B Rd	в		2								⊧ -•C	—	-	\updownarrow	\$	0	\$	2	2
	SHAR.W Rd	W		2									—	-	\updownarrow	1	0	\$	2	2
	SHAR.L ERd	L		2								MSB LSB	—	-	\updownarrow	€	0	€	2	2
SHLL	SHLL.B Rd	в		2									—	-	\updownarrow	\$	0	\$	2	2
	SHLL.W Rd	W		2									—	-	\updownarrow	1	0	\$	2	2
	SHLL.L ERd	L		2								MSB LSB	—	-	\updownarrow	\uparrow	0	\uparrow	2	2
SHLR	SHLR.B Rd	в		2								0→ ►C	—	-	\updownarrow	1	0	\$	2	2
	SHLR.W Rd	W		2									—	-	\updownarrow	1	0	\$	2	2
	SHLR.L ERd	L		2								MSB LSB	—	-	\updownarrow	\$	0	\uparrow	2	2
ROTXL	ROTXL.B Rd	в		2									—		\updownarrow	1	0	\$	2	2
	ROTXL.W Rd	W		2									—	-	\updownarrow	\$	0	\$	2	2
	ROTXL.L ERd	L		2								MSB < LSB	—	-	\updownarrow	1	0	\$	2	2
ROTXR	ROTXR.B Rd	В		2									—	-	\$	\$	0	\$	2	2
	ROTXR.W Rd	W		2									—	-	\updownarrow	\$	0	\$	2	2
	ROTXR.L ERd	L		2								MSB	—	-	\updownarrow	1	0	\$	2	2
ROTL	ROTL.B Rd	в		2									—	-	\updownarrow	\$	0	\uparrow	2	2
	ROTL.W Rd	W		2									—	-	\$	€	0	€	2	2
	ROTL.L ERd	L		2								MSB 🔶 LSB	—	-	\updownarrow	€	0	€	2	2
ROTR	ROTR.B Rd	В		2								r≠ r	_	-	€	€	0	€	2	2
	ROTR.W Rd	W		2									—	-	\updownarrow	€	0	€	2	2
	ROTR.L ERd	L		2								MSB	_	-	\updownarrow	\$	0	€	2	2



5. Bit-Manipulation Instructions

						essi tion	•)								No. Stat	
	Mnemonic	Operand Size	XX#	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ @aa	I	Operation	1	Con H	ditio N	n Co	ode V	с	Normal	Advanced
BSET	BSET #xx:3, Rd	в		2								(#xx:3 of Rd8) ← 1	-	—	-	-	—	-	2	2
	BSET #xx:3, @ERd	В			4							(#xx:3 of @ERd) ← 1	-	—	—	—	—	-	8	3
	BSET #xx:3, @aa:8	В						4				(#xx:3 of @aa:8) ← 1	-	—	-	-	—	-	8	3
	BSET Rn, Rd	в		2								(Rn8 of Rd8) ← 1	-	—	-	-	—	-	2	2
	BSET Rn, @ERd	в			4							(Rn8 of @ERd) ← 1	-	—	-	—	—	-	8	3
	BSET Rn, @aa:8	В						4				(Rn8 of @aa:8) ← 1	-	—	—	_	—	-	8	3
BCLR	BCLR #xx:3, Rd	В		2								(#xx:3 of Rd8) ← 0	-	—	—	—	—	_	2	2
	BCLR #xx:3, @ERd	В			4							(#xx:3 of @ERd) ← 0	-	—	—	_	—	-	8	3
	BCLR #xx:3, @aa:8	В						4				(#xx:3 of @aa:8) ← 0	-	—	_	_	—	-	8	3
	BCLR Rn, Rd	В		2								(Rn8 of Rd8) ← 0	-	—	—	—	—	—	2	2
	BCLR Rn, @ERd	В			4							(Rn8 of @ERd) ← 0	-	—	—	_	—	-	6	3
	BCLR Rn, @aa:8	В						4				(Rn8 of @aa:8) ← 0	-	—	—	_	_	-	6	3
BNOT	BNOT #xx:3, Rd	В		2								(#xx:3 of Rd8) ← ¬ (#xx:3 of Rd8)	-	—	-	-	—	-	2	2
	BNOT #xx:3, @ERd	В			4							(#xx:3 of @ERd) ← ¬ (#xx:3 of @ERd)	-	—	-	-	—	-	8	3
	BNOT #xx:3, @aa:8	В						4				(#xx:3 of @aa:8) ← ¬ (#xx:3 of @aa:8)	-	—	-	-	—	-	8	3
	BNOT Rn, Rd	В		2								(Rn8 of Rd8) ← ¬ (Rn8 of Rd8)	-	—	-	-	-	-	2	2
	BNOT Rn, @ERd	В			4							(Rn8 of @ERd) ← ¬ (Rn8 of @ERd)	—	_	_	_	—	-	8	3
	BNOT Rn, @aa:8	В						4				(Rn8 of @aa:8) ← ¬ (Rn8 of @aa:8)	-	—	_	_	—	-	8	3
BTST	BTST #xx:3, Rd	В		2								¬ (#xx:3 of Rd8) → Z	—	—	—	\$	—	-	2	2
	BTST #xx:3, @ERd	в			4							¬ (#xx:3 of @ERd) → Z	-	-	-	\$	—	-	6	6
	BTST #xx:3, @aa:8	В						4				¬ (#xx:3 of @aa:8) → Z	-	-	-	\$	—	-	6	6
	BTST Rn, Rd	в		2								¬ (Rn8 of @Rd8) → Z	_	_	_	€	—	-	2	2
	BTST Rn, @ERd	В			4							¬ (Rn8 of @ERd) → Z	-	_	—	€	—	-	e	6
	BTST Rn, @aa:8	В						4				¬ (Rn8 of @aa:8) → Z	-	-	-	€	—	-	e	6
BLD	BLD #xx:3, Rd	в		2								(#xx:3 of Rd8) \rightarrow C	_	_	_	_	—	\$	2	2

									le ai i (by)								No. Stat	
	Mnemonic	Operand Size	×	_	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa		Operation		Con	ditio	n Co	ode		Normal	Advanced
	1	õ	XX#	Rn	0	0	0	0	0	0	Ι		I	н	N	z	۷	С	ž	¥
BLD	BLD #xx:3, @ERd	В			4							(#xx:3 of @ERd) \rightarrow C	-	-	-	-	—	\$	6	3
	BLD #xx:3, @aa:8	В						4				(#xx:3 of @aa:8) \rightarrow C	_	_	-	_	—	\$	6	;
BILD	BILD #xx:3, Rd	В		2								¬ (#xx:3 of Rd8) → C	-	—	—	-	—	\$	2	2
	BILD #xx:3, @ERd	В			4							¬ (#xx:3 of @ERd) → C	-	—	-	-	—	\$	6	;
	BILD #xx:3, @aa:8	В						4				¬ (#xx:3 of @aa:8) → C	-	—	—	-	—	\$	6	3
BST	BST #xx:3, Rd	В		2								$C \rightarrow (\#xx:3 \text{ of } Rd8)$	-	—	—	-	—	-	2	2
	BST #xx:3, @ERd	В			4							$C \rightarrow (\#xx:3 \text{ of } @ERd24)$	-	—	—	-	—	-	8	3
	BST #xx:3, @aa:8	В						4				$C \rightarrow$ (#xx:3 of @aa:8)	—	—	—	—	—	-	8	3
BIST	BIST #xx:3, Rd	В		2								\neg C \rightarrow (#xx:3 of Rd8)	-	-	-	-	—	-	2	2
	BIST #xx:3, @ERd	В			4							\neg C \rightarrow (#xx:3 of @ERd24)	-	-	-	-	—	-	8	3
	BIST #xx:3, @aa:8	В						4				¬ C → (#xx:3 of @aa:8)	-	—	—	-	—	—	8	3
BAND	BAND #xx:3, Rd	В		2								$C \land (\#xx:3 \text{ of } Rd8) \rightarrow C$	-	—	—	-	—	\$	2	2
	BAND #xx:3, @ERd	В			4							C∧(#xx:3 of @ERd24) → C	-	—	—	-	—	\$	6	3
	BAND #xx:3, @aa:8	В						4				C∧(#xx:3 of @aa:8) → C	—	—	—	-	—	\$	6	3
BIAND	BIAND #xx:3, Rd	В		2								C∧ ¬ (#xx:3 of Rd8) → C	-	—	—	-	—	\$	2	2
	BIAND #xx:3, @ERd	В			4							$C \land \neg$ (#xx:3 of @ERd24) $\rightarrow C$	—	—	—	—	—	\$	6	3
	BIAND #xx:3, @aa:8	В						4				C∧ ¬ (#xx:3 of @aa:8) → C	-	—	—	-	—	\$	6	3
BOR	BOR #xx:3, Rd	в		2								$C_{\vee}(\#xx:3 \text{ of } Rd8) \rightarrow C$	_	—	—	-	—	\$	2	2
	BOR #xx:3, @ERd	В			4							C∨(#xx:3 of @ERd24) → C	—	—	—	—	—	\$	6	3
	BOR #xx:3, @aa:8	В						4				C∨(#xx:3 of @aa:8) → C	-	—	—	-	—	\$	6	3
BIOR	BIOR #xx:3, Rd	в		2								$C \lor \neg$ (#xx:3 of Rd8) $\rightarrow C$	-	—	—	-	—	\$	2	2
	BIOR #xx:3, @ERd	В			4							$C \lor \neg$ (#xx:3 of @ERd24) $\rightarrow C$	-	—	—	-	—	\$	6	3
	BIOR #xx:3, @aa:8	в						4				C∨ ¬ (#xx:3 of @aa:8) → C	_	—	_	-	—	\$	6	3
BXOR	BXOR #xx:3, Rd	в		2								C⊕(#xx:3 of Rd8) \rightarrow C	-	-	-	-	_	\$	2	2
	BXOR #xx:3, @ERd	в			4							C⊕(#xx:3 of @ERd24) → C	-	-	-	-	—	\$	6	3
	BXOR #xx:3, @aa:8	в						4				C⊕(#xx:3 of @aa:8) → C	_	-	-	-	_	\$	6	3
BIXOR	BIXOR #xx:3, Rd	в		2								C⊕ ¬ (#xx:3 of Rd8) → C	_	-	—	-	_	\$	2	2
	BIXOR #xx:3, @ERd	в			4							C⊕ ¬ (#xx:3 of @ERd24) → C	_	_	_	-	_	\$	6	3
	BIXOR #xx:3, @aa:8	в						4				C⊕ ¬ (#xx:3 of @aa:8) → C	_	-	-	-	_	\$	6	3

6. Branching Instructions

									le ai 1 (by)										. of tes ^{*1}
	Mnemonic	Operand Size	#xx	Rn	@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	(@aa			ation Branch		1	1	on Co	1		Normal	Advanced
		0	#	~	ø	ø	ø	ø		0			Condition	1	н	N	z	v	C		
Bcc	BRA d:8 (BT d:8)	-							2			If condition is true then	Always	_	-	-	-	-	-		4
	BRA d:16 (BT d:16)	-							4			PC ← PC+d		_	-	-	-	-	-		6
	BRN d:8 (BF d:8)	-							2			else next;	Never	_	-	-	-	-	-		4
	BRN d:16 (BF d:16)	-							4			-		_	-	-	-	—	-		6
	BHI d:8	-							2			4	C∨ Z = 0	_	-	-	-	-	-		4
	BHI d:16	-				_			4			4		_	-	-	-	-	-		6
	BLS d:8	_							2				C∨ Z = 1	_	-	-	-	—	-		4
	BLS d:16	—							4			_		_	-	-	-	—	-		6
	BCC d:8 (BHS d:8)	—							2			_	C = 0	_	_	-	-	-	-	4	4
	BCC d:16 (BHS d:16)	—							4					_	-	-	-	-	-	6	6
	BCS d:8 (BLO d:8)	—							2				C = 1	_	-	-	-	—	-	4	4
	BCS d:16 (BLO d:16)	—							4					_	-	-	-	—	-	6	6
	BNE d:8	—							2				Z = 0	_	—	-	-	—	-	4	4
	BNE d:16	—							4					_	-	-	-	-	-	6	6
	BEQ d:8	—							2				Z = 1	_	—	-	-	—	-	4	4
	BEQ d:16	—							4					_	—	-	-	—	-	6	6
	BVC d:8	—							2				V = 0	_	—	—	-	—	-	4	4
	BVC d:16	—							4					-	—	—		—	-	6	6
	BVS d:8	—							2				V = 1	-	—	—	-	—	-	4	4
	BVS d:16	—							4					—	—	—	-	—	-	6	6
	BPL d:8	—							2				N = 0	-	—	-	-	—	-	4	4
	BPL d:16	_							4					—	—	—	-	—	_	6	6
	BMI d:8	—							2				N = 1	—	-	-	-	—	-	4	4
	BMI d:16	—							4					-	—	-	-	—	-	6	6
	BGE d:8	—							2				N⊕V = 0	—	—	—	-	—	-	4	4
	BGE d:16	-							4					-	-	—	-	—	-	6	6
	BLT d:8	—							2			1	N⊕V = 1	_	—	—	-	—	-	4	4
	BLT d:16	-							4]		—	—	—	-	—	-	6	6
	BGT d:8	-							2			1	Z∨ (N⊕V) = 0	—	-	—	-	—	-	4	4
	BGT d:16	—							4			1		—	—	—	-	—	-	6	6
	BLE d:8	-							2			1	Z∨ (N⊕V) = 1	—	-	—	-	—	-	4	4
	BLE d:16	_							4			1		_	_	_	-	_	-	6	6

				A Inst			ing l Ler)								No Stat	. of es ^{*1}
	Mnemonic	Operand Size	×		ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@ aa		Operation		Con	ditic	on Co	ode		Normal	Advanced
		۱ <u>م</u>	XX#	Rn	0	0	ġ	0	0	0			I	н	N	z	v	с	ž	Ad
JMP	JMP @ERn	-			2							$PC \gets ERn$	-	-	-	-	-	-	4	4
	JMP @aa:24	-						4				PC ← aa:24	—	-	—	-	-	-	6	6
	JMP @@aa:8	-								2		PC ← @aa:8	—	-	—	-	-	-	8	10
BSR	BSR d:8	-							2			$PC \rightarrow @-SP$ $PC \leftarrow PC+d:8$	-	-	—	-	_	-	6	8
	BSR d:16	-							4			$PC \rightarrow @-SP$ $PC \leftarrow PC+d:16$	-	-	-	-	-	-	8	10
JSR	JSR @ERn	-			2							$PC \rightarrow @-SP$ $PC \leftarrow ERn$	-	-	—	-	_	-	6	8
	JSR @aa:24	-						4				$PC \rightarrow @-SP$ $PC \leftarrow aa:24$	-	-	-	-	-	-	8	10
	JSR @@aa:8	-								2		$PC \rightarrow @-SP$ $PC \leftarrow @aa:8$	-	-	-	-	-	-	8	12
RTS	RTS	-									2	$PC \leftarrow @SP+$	—	-	—	-	-	-	8	10

7. System Control Instructions

							ng I Ler			nd /tes)								No. Stat	. of es ^{*1}
	Mnemonic	Operand Size	×		@ERn	@(d, ERn)	@-ERn/@ERn+	@aa	@(d, PC)	@aa		Operation		Con	ditio	n Co	ode		Normal	Advanced
		ő	XX#	R	0	0	6	0	0	0	Ι		Т	н	N	z	۷	с	²	Ad
RTE	RTE	-										$CCR \leftarrow @SP+$ PC $\leftarrow @SP+$	\$	\$	\$	\$	\$	\$	1	0
SLEEP	SLEEP	-										Transition to power- down state							2	2
LDC	LDC #xx:8, CCR	в	2									#xx:8 → CCR	\$	\$	\$	\$	\$	\$	2	2
	LDC Rs, CCR	в		2								$Rs8 \rightarrow CCR$	\$	\$	\$	\$	\$	\$	2	2
	LDC @ERs, CCR	w			4							$@ERs \rightarrow CCR$	\$	\$	\$	\$	\$	\$	6	6
	LDC @(d:16, ERs), CCR	W				6						@(d:16, ERs) → CCR	\$	\$	\$	\$	\$	\$	8	3
	LDC @(d:24, ERs), CCR	w				10						$@(d:24, ERs) \rightarrow CCR$	\$	\$	\$	\$	\$	\$	1	2
	LDC @ERs+, CCR	w					4					@ERs → CCR ERs32+2 → ERs32	¢	\$	\$	\$	\$	\$	8	3
	LDC @aa:16, CCR	w						6				@aa:16 \rightarrow CCR	\$	\$	\$	\$	\$	\$	8	3
	LDC @aa:24, CCR	W						8				@aa:24 \rightarrow CCR	\$	\$	\$	\$	\updownarrow	\$	1	0
STC	STC CCR, Rd	В		2								$CCR \rightarrow Rd8$							2	2
	STC CCR, @ERd	W			4							$CCR \rightarrow @ERd$							6	6
	STC CCR, @(d:16, ERd)	W				6						$CCR \rightarrow @(d:16, ERd)$							8	3
	STC CCR, @(d:24, ERd)	w				10						$CCR \rightarrow @(d:24, ERd)$							1	2
	STC CCR, @-ERd	W					4					$ERd32-2 \rightarrow ERd32$ $CCR \rightarrow @ERd$							8	3
	STC CCR, @aa:16	w						6				CCR → @aa:16							8	3
	STC CCR, @aa:24	w						8				CCR → @aa:24							1	0
ANDC	ANDC #xx:8, CCR	в	2									$CCR \land \#xx:8 \rightarrow CCR$	\$	\$	\$	\$	\$	\$	2	2
ORC	ORC #xx:8, CCR	в	2									$CCR_{\vee}\#xx:8 \rightarrow CCR$	\$	\$	\$	\$	\updownarrow	\$	2	2
XORC	XORC #xx:8, CCR	в	2									CCR⊕#xx:8 → CCR	\$	\$	\$	\$	\$	\$	2	2
NOP	NOP	-									2	$PC \leftarrow PC+2$							2	2

8. Block Transfer Instructions

						essi tion					5)								No. Stat	
	Mnemonic	Operand Size	×	_	@ERn	@(d, ERn)	@-ERn/@ERn+	@ aa	@(d, PC)	@ aa		Operation		Con	ditio	on Co	ode		Normal	Advanced
		õ	XX#	R	0	0	ġ	0	0	0			I	н	Ν	z	v	С	ž	Ă
EEPMOV	EEPMOV. B										4	$\begin{array}{l} \text{if } R4L \neq 0 \text{ then} \\ \text{repeat} @R5 \rightarrow @R6 \\ & R5+1 \rightarrow R5 \\ & R6+1 \rightarrow R6 \\ & R4L-1 \rightarrow R4L \\ \text{until} \qquad R4L=0 \\ \text{else next} \end{array}$							8+ 4n ^{*2}	
	EEPMOV. W	_									4	$\begin{array}{l} \text{if } R4 \neq 0 \text{ then} \\ \text{repeat} @R5 \rightarrow @R6 \\ R5+1 \rightarrow R5 \\ R6+1 \rightarrow R6 \\ R4-1 \rightarrow R4 \\ \text{until} \qquad R4=0 \\ \text{else next} \end{array}$	-	_	_				8+ 4n ^{*2}	

- Notes: 1. The number of states in cases where the instruction code and its operands are located in on-chip memory is shown here. For other cases, see Appendix A.3, Number of Execution States.
 - 2. n is the value set in register R4L or R4.
 - (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
 - (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.
 - (3) Retains its previous value when the result is zero; otherwise cleared to 0.
 - (4) Set to 1 when the adjustment produces a carry; otherwise retains its previous value.
 - (5) The number of states required for execution of an instruction that transfers data in synchronization with the E clock is variable.
 - (6) Set to 1 when the divisor is negative; otherwise cleared to 0.
 - (7) Set to 1 when the divisor is zero; otherwise cleared to 0.
 - (8) Set to 1 when the quotient is negative; otherwise cleared to 0.

A.2 Operation Code Map

Table A.2 Operation Code Map (1)

		ш	Table A-2 (2)	Table A-2 (2)			BLE											
		Е	ADDX T _i	SUBX T			BGT	JSR		-2								
		D					ВLТ			Table A-2 (3)								
H is 0.	H is 1.	с	NOM	CMP			BGE	BSR										
bit of B	bit of B	В	able A-2 (2)	able A-2 (2)			BMI		MOV	EPMOV								
- Instruction when most significant bit of BH is 0.	ificant	A	Table A-2 Table A-2 (2) (2)	Table A-2 Table A-2 (2) (2)			BPL	JMP		Table A-2 Table A-2 EEPMOV (2) (2)								
ost sign	ost sign	6					BVS			able A-2 T (2)								
when m	vhen m	8	ADD	SUB			BVC	Table A-2 (2)		MOV								
uction v	uction v	7	LDC	Table A-2 (2)		MOV.B	BEQ	H	BST BIST	BLD	ADD	ADDX	CMP	SUBX	OR	XOR	AND	MOV
— Instr	- Instruction when most significant bit of BH is 1.	9	ANDC	AND.B			BNE	RTE	AND	BAND BIAND								
-	Ż	5	XORC	XOR.B			BCS	BSR	XOR	BXOR								
byte BI	1	4	ORC	OR.B			BCC	RTS	ß	BOR I								
2nd byte	1 11 0	3	ГРС	Table A-2 (2)			BLS	DIVXU		BIST								
byte		2	STC	Table A-2 Table A-2 Table A-2 Table A-2 Table A-2 (2) <t< td=""><td></td><td></td><td>BHI</td><td>MULXU</td><td></td><td>BCLR</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>			BHI	MULXU		BCLR								
	R	1	Table A-2 (2)	Table A-2 (2)			BRN	DIVXU		BNOT								
ion cod		0	NOP	Table A-2 (2)			BRA	MULXU		BSET								
Instruction code:		AH AL	0	-	2	e	4	5	9	7	8	6	A	В	C	D	ш	Ŀ





Instruction code: 1st byte 2nd byte AH AL BH BL

MIL MIL MIL MIL12345678456785678701MOVIncriticationIncriticationIncriticationIncriticationIncriticationIndrivation<																
H0123456789ABCDMOVXLCCSTCLCCSTCCXXTable A2Table A2MOVXXXNCNCNCNCXTable A2INCXXXNCNCNCNCNCADSXXXNCNCNCNCADSXXXNCNCNCADSXXXNCNCNCADSXXXNCNCNCADSXXXNCNCNCADSXXXNCNCNCYXXXXXNCYXXXXXNCYXXXXXXYXXXXXYXXXXXYXXXXXYXXXXXYXXXXXYXXXXXYXXXXXYXXXXXYXXXXXYXXXXXYXXXXXY <td>ш</td> <td>Table A-2 (3)</td> <td></td> <td>INC</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>EXTS</td> <td></td> <td>DEC</td> <td></td> <td>BLE</td> <td></td> <td></td>	ш	Table A-2 (3)		INC						EXTS		DEC		BLE		
H0123456789ABMOVMOVIncIncIncSteepIncIncIncIncNDMDSIncIncIncIncADDSIncADDSDAASHLIncIncADDSIncADDSSHLSHLSHLSHLSHLIncIncSHLSHLSHLSHLSHLSHASHLSHLSHLSHLSHASHANOTSHLSHLSHLSHASHAIncurrenceSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHANOTNOTNOTSHASHADASHLSHASHASHASHLSHLSHASHASHLSHASHASHASHLSHASHASHASHLSHASHASHANOTNOTNOTNOTMOVNDSUBSUBMOVADSUBSUBMOVADSUBAD <t< td=""><td>ш</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>BGT</td><td></td><td></td></t<>	ш													BGT		
H0123456789ABMOVMOVIncIncIncSteepIncIncIncIncNDMDSIncIncIncIncADDSIncADDSDAASHLIncIncADDSIncADDSSHLSHLSHLSHLSHLIncIncSHLSHLSHLSHLSHLSHASHLSHLSHLSHLSHASHANOTSHLSHLSHLSHASHAIncurrenceSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHASHLSHLSHLSHASHANOTNOTNOTSHASHADASHLSHASHASHASHLSHLSHASHASHLSHASHASHASHLSHASHASHASHLSHASHASHANOTNOTNOTNOTMOVNDSUBSUBMOVADSUBSUBMOVADSUBAD <t< td=""><td>۵</td><td>Table A-2 (3)</td><td></td><td>INC</td><td></td><td></td><td></td><td></td><td></td><td>EXTS</td><td></td><td>DEC</td><td></td><td>BLT</td><td></td><td></td></t<>	۵	Table A-2 (3)		INC						EXTS		DEC		BLT		
H0123456789ABMOVMOVSEEPSEEPSEEPSEEPSEEPSEEPSEEPNAADDSNCNCNDDSSHASHADAASHLNCNCNDDSSHASHASHLSHLSHLSHLSHASHASHASHLSHLSHLSHASHASHASHLSHLSHLSHASHASHANOTSHLSHLSHASHASHASHLSHLSHLSHASHASHASHLSHLSHASHASHASHANOTSHLSHASHASHASHASHLSHASHASHASHASHANOTSHLSHASHASHASHANOTNOTSHASHASHASHANOTMONOTSHASHASHANOVADDSHBSHASHASHANOVADDSHBSHASHASHANOVADDSHBSHASHASHANOVADDSHBSHASHASHANOVADDSHBSHASHASHANOVADDSHBSHASHASHANOVADDSHBSHASHASHANOVADDSHBSHASHASHANOVADDSHB<	с	Table A-2 (3)	Q		2						B		ΨĿ	BGE		
H 0 1 2 3 4 5 6 7 8 9 MOV X Inc Inc Inc SEEP SEEP SEEP S MDS X Inc Inc Inc Inc ND S ADS X SHL NC NC NC ADS SHL SHL NC SHL NC ND SHL SHL SHL NC ND S NOT SHL SHL NC ND S Inc SHL SHL NC ND S Inc SHL SHL NC ND S S Inc SHL SHL S S S S Inc SHL S S S S S Inc NOT NOT NOT S NO NO NO	в		AD		W	SHAL	SHAR	ROTL	ROTR	NEG	ึง		CV	BMI		
	A													BPL		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	9			DS		IAL	AR	лг	TR	93		JB		BVS		
H 0 1 2 3 4 5 6 MOV INC INC INC INC INC INC INC NDS INC INC INC INC INC INC INC ADDS ADDS INC INC INC INC INC ADD ADD SHL INC INC INC INC INC SHL SHL INC INC INC INC SHL SHL SHL INC INC INC INC INCTXL SHL SHL SHL INC INC INC INCTXL SHL SHL SHL INC INC INC INCTXL NOT NOT NOT NOT INC INC INC INCTXL SUBS INCTXL INC INC INC INC INC INCTXL INCTXL INCTXL INC <	8	SLEEP		AD		S	HS	RC	RC	NE		ร		BVC		
$ \begin{array}{ c c c c c } H & 0 & 1 & 2 & 3 & 4 & 5 \\ MOV & & & & & & & & \\ MOV & & & & & & & & \\ INC & & & & & & & & \\ INC & & & & & & & & \\ ADDS & & & & & & & & \\ ADDS & & & & & & & & \\ ADDS & & & & & & & & \\ ADDS & & & & & & & & \\ SHL & & & & & & & & \\ SHL & & & & & & & & \\ SHL & & & & & & & & \\ SHL & & & & & & & & \\ SHL & & & & & & & & \\ SHL & & & & & & & & \\ SHL & & & & & & & & \\ SHL & & & & & & & & \\ SHL & & & & & & & \\ SHL & & & & & & & \\ SHL & & & & & & & \\ SHL & & & & & & & \\ SHL & & & & & & & \\ SHL & & & & & & \\ SHL & & & & & & \\ SHL & & & & & & \\ SHL & & & & & & \\ SHL & & & & & & \\ SHL & & & & & & \\ SHL & & & & & & \\ SHL & & & & & \\ SHL & & & & & \\ SHL & & & & & \\ SHL & & & & & \\ SHL & & & & & \\ SHL & & & & & \\ SHL & & & & & \\ SHL & & & & & \\ SHL & & & & & \\ SHL & & & & & \\ SHL & & & & \\ SHL & & & & \\ SHL & & & & \\ SHL & & & & \\ SHL & & & & \\ SHL & & & & \\ SHL & & & \\ SHL & & & \\ SHL & & & \\ SHL & & & \\ SHL & & & \\ SHL & & & \\ SHL & & & \\ SHL & & & \\ SHL & & \\ SHL & & & \\ SHL & $	7			NC						ЕХТИ		DEC		BEQ		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	9													BNE	AND	AND
H 0 1 2 3 MOV NOV 1 2 3 INC ADDS 1 2 3 ADDS ADDS 1 2 3 ADDS SHL SHL 1 SHL SHL SHL NOT NOT NOT NOT NOT NOT MOV ADD CMP MOV ADD CMP	5			INC						ЕХТИ		DEC		BCS	XOR	XOR
H 0 1 2 MOV MOV INC ADDS DAA BABS BAL SHL SHL SHL SHL SHL SHL SHL SHL SHL SH	4	LDC/STC												BCC	OR	OR
H MOV INC ADDS ADDS ADDS SHL SHL SHL SHL SHL SHL SHL SHL SHL SH	3					SHLL	SHLR	ROTXL	ROTXR	NOT				BLS	SUB	SUB
H 0 MOV INC INC ADDS ADDS ADDS SHLR ROTXI ROTXI ROTXI ROTXI ROTXI ROTXI ROTXI ROTXI ROTXI ROTXI ROTXI MOV MOV	2													BHI	CMP	CMP
MO MO EN LA LA LA LA LA LA LA LA LA LA LA LA LA	1					LL	LR	LXL	TXR	ЭТ				BRN	ADD	ADD
AH AL AH AL 01 0A 0B 0B 10 11 11 12 13 13 13 13 13 13 13 13 13 17 73 73		MOV	INC	ADDS	DAA	HS	HS	RO ⁻	ROT	N	DEC	SUBS	DAS	BRA	MOV	MOV
	AH AL	01	OA	OB	OF	10	11	12	13	17	1A	1B	1F	58	62	ТA

Table A.2 Operation Code Map (2)

Instruction code:	ion code		1st byte2nd byteAHALBHBL	2nd by BH F		byte CL	3rd byte4th byteCHCLDHDL	L le		Hnstruct Hnstruct	ion wh ion wh	Instruction when most significant bit of DH is 0.	t signif t signif	ïcant bi ïcant bi	t of DH t of DH	H is 0. H is 1.
CL AH ALBH BLCH	0	-	7	e	4	£	ي	2	ω	თ	۲	۵	υ	۵	ш	ш
01406										LDC STC		LDC STC		LDC STC		LDC STC
01C05	MULXS		MULXS													
01D05		DIVXS		DIVXS												
01F06					OR	XOR	AND									
7Cr06*1				BTST												
7Cr07*1				BTST	BOR BIOR	BXOR BIXOR	BAND BIAND	BLD								
7Dr06*1	BSET	BNOT	BCLR					BST BIST								
7Dr07*1	BSET	BNOT	BCLR													
7Eaa6*2				BTST												
7Eaa7*2				BTST	BOR BIOR	BXOR BIXOR	BAND BIAND	BLD								
7Faa6*2	BSET	BNOT	BCLR					BST BIST								
7Faa7*2	BSET	BNOT	BCLR													
Notes: 1.1	Notes: 1. r is the register designation field. 2. aa is the absolute address field.	ster design: solute addr	ation field. ess field.													

Table A.2 Operation Code Map (3)



A.3 Number of Execution States

The status of execution for each instruction of the H8/300H CPU and the method of calculating the number of states required for instruction execution are shown below. Table A.4 shows the number of cycles of each type occurring in each instruction, such as instruction fetch and data read/write. Table A.3 shows the number of states required for each cycle. The total number of states required for execution of an instruction can be calculated by the following expression:

Execution states = $I \times S_1 + J \times S_2 + K \times S_K + L \times S_L + M \times S_M + N \times S_N$

Examples: When instruction is fetched from on-chip ROM, and an on-chip RAM is accessed.

BSET #0, @FF00

From table A.4: I = L = 2, J = K = M = N = 0

From table A.3: $S_1 = 2$, $S_L = 2$

Number of states required for execution $= 2 \times 2 + 2 \times 2 = 8$

When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM, and on-chip RAM is used for stack area.

JSR @ @ 30 From table A.4: I = 2, J = K = 1, L = M = N = 0From table A.3:

 $\mathbf{S}_{\mathrm{I}} = \mathbf{S}_{\mathrm{I}} = \mathbf{S}_{\mathrm{K}} = 2$

Number of states required for execution = $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$

Execution Status		Ad	ccess Location
(Instruction Cycle)		On-Chip Memory	On-Chip Peripheral Module
Instruction fetch	S,	2	_
Branch address read	SJ	_	
Stack operation	Sκ	_	
Byte data access	S	_	2 or 3*
Word data access	S _м	_	
Internal operation	S _N		1

Table A.3 Number of Cycles in Each Instruction

Note: * Depends on which on-chip peripheral module is accessed. See section 23.1, Register Addresses (Address Order).



Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
ADD	ADD.B #xx:8, Rd	1					
	ADD.B Rs, Rd	1					
	ADD.W #xx:16, Rd	2					
	ADD.W Rs, Rd	1					
	ADD.L #xx:32, ERd	3					
	ADD.L ERs, ERd	1					
ADDS	ADDS #1/2/4, ERd	1					
ADDX	ADDX #xx:8, Rd	1					
	ADDX Rs, Rd	1					
AND	AND.B #xx:8, Rd	1					
	AND.B Rs, Rd	1					
	AND.W #xx:16, Rd	2					
	AND.W Rs, Rd	1					
	AND.L #xx:32, ERd	3					
	AND.L ERs, ERd	2					
ANDC	ANDC #xx:8, CCR	1					
BAND	BAND #xx:3, Rd	1					
	BAND #xx:3, @ERd	2			1		
	BAND #xx:3, @aa:8	2			1		
Bcc	BRA d:8 (BT d:8)	2					
	BRN d:8 (BF d:8)	2					
	BHI d:8	2					
	BLS d:8	2					
	BCC d:8 (BHS d:8)	2					
	BCS d:8 (BLO d:8)	2					
	BNE d:8	2					
	BEQ d:8	2					
	BVC d:8	2					
	BVS d:8	2					
	BPL d:8	2					
	BMI d:8	2					
	BGE d:8	2					

Table A.4 Number of Cycles in Each Instruction

Inclustion	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
Bcc	BLT d:8	2	J	ĸ	L	IVI	N
DUU	BGT d:8	2					
	BLE d:8	2					
	BRA d:16(BT d:16)	2					2
		2					2
	BRN d:16(BF d:16)	2					2
	BHI d:16	2					2
	BLS d:16						
	BCC d:16(BHS d:16)	2					2
	BCS d:16(BLO d:16)	2					2
	BNE d:16	2					2
	BEQ d:16	2					2
	BVC d:16	2					2
	BVS d:16	2					2
	BPL d:16	2					2
	BMI d:16	2					2
	BGE d:16	2					2
	BLT d:16	2					2
	BGT d:16	2					2
	BLE d:16	2					2
BCLR	BCLR #xx:3, Rd	1					
	BCLR #xx:3, @ERd	2			2		
	BCLR #xx:3, @aa:8	2			2		
	BCLR Rn, Rd	1					
	BCLR Rn, @ERd	2			2		
	BCLR Rn, @aa:8	2			2		
BIAND	BIAND #xx:3, Rd	1					
	BIAND #xx:3, @ERd	2			1		
	BIAND #xx:3, @aa:8	2			1		
BILD	BILD #xx:3, Rd	1					
	BILD #xx:3, @ERd	2			1		
	BILD #xx:3, @aa:8	2			1		

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
BIOR	BIOR #xx:3, Rd	1	•		-		
	BIOR #xx:3, @ERd	2			1		
	BIOR #xx:3, @aa:8	2			1		
BIST	BIST #xx:3, Rd	1					
	BIST #xx:3, @ERd	2			2		
	BIST #xx:3, @aa:8	2			2		
BIXOR	BIXOR #xx:3, Rd	1					
	BIXOR #xx:3, @ERd	2			1		
	BIXOR #xx:3, @aa:8	2			1		
BLD	BLD #xx:3, Rd	1					
	BLD #xx:3, @ERd	2			1		
	BLD #xx:3, @aa:8	2			1		
BNOT	BNOT #xx:3, Rd	1					
	BNOT #xx:3, @ERd	2			2		
	BNOT #xx:3, @aa:8	2			2		
	BNOT Rn, Rd	1					
	BNOT Rn, @ERd	2			2		
	BNOT Rn, @aa:8	2			2		
BOR	BOR #xx:3, Rd	1					
	BOR #xx:3, @ERd	2			1		
	BOR #xx:3, @aa:8	2			1		
BSET	BSET #xx:3, Rd	1					
	BSET #xx:3, @ERd	2			2		
	BSET #xx:3, @aa:8	2			2		
	BSET Rn, Rd	1					
	BSET Rn, @ERd	2			2		
	BSET Rn, @aa:8	2			2		
BSR	BSR d:8	2		1			
	BSR d:16	2		1			2
BST	BST #xx:3, Rd	1					
	BST #xx:3, @ERd	2			2		
	BST #xx:3, @aa:8	2			2		

BTST BTST #xx:3, Rd 1 BTST #xx:3, @ERd 2 1 BTST #xx:3, @ERd 2 1 BTST Rn, Rd 1	Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
BTST #xx:3, @aa:8 2 1 BTST Rn, Rd 1 BTST Rn, @ERd 2 1 BXOR BXOR #xx:3, Rd 1 BXOR BXOR #xx:3, QeRd 2 1 BXOR BXOR #xx:3, Qea:8 2 1 CMP CMP.B #xx:8, Rd 1 1 CMP CMP.B Rs, Rd 1 1 CMP.W Rs, Rd 1 1 1 CMP.L ERs, ERd 1 1 1 DAA DAA Rd 1 1 1 DEC DEC.B Rd 1 1 1 DEC.W #1/2, Rd 1 1 12 12 DIVXS DIVXS.B Rs, Rd 2 20 12 DIVXU DIVXU.B Rs, Rd 1 12 20 DIVXU DIVXU.W Rs, ERd 1 20 2 EEPMOV.W 2 2n+2*1 2 2 ETMS EXTS.L ERd 1 2 2	BTST	BTST #xx:3, Rd	1					
BTST Rn, Rd 1 BTST Rn, @ERd 2 1 BTST Rn, @ead8 2 1 BXOR BXOR #xx:3, Rd 1 BXOR BXOR #xx:3, @ERd 2 1 BXOR BXOR #xx:3, @ead8 2 1 CMP CMP.B #xx:8, Rd 1 1 CMP CMP.B Rs, Rd 1 1 CMP.W #xx:16, Rd 2 1 1 CMP.L #xx:32, ERd 3 1 1 DAA DAA Rd 1 1 1 DAS DAS Rd 1 1 1 DEC DEC.B Rd 1 1 1 DEC DEC.B Rd 1 12 12 DIVXS DIVXS, W Rs, ERd 2 20 12 DIVXU DIVXU, W Rs, FRd 1 20 2 EEPMOV,W 2 2n+2*1 2 2 ETMOV,W 2 2n+2*1 E 2 <td></td> <td>BTST #xx:3, @ERd</td> <td>2</td> <td></td> <td></td> <td>1</td> <td></td> <td></td>		BTST #xx:3, @ERd	2			1		
BTST Rn, @ERd 2 1 BXOR BXOR #xx:3, Rd 1 BXOR BXOR #xx:3, @ERd 2 1 CMP GMP.B #xx:8, Rd 1 CMP CMP.B Rs, Rd 1 CMP.W #xx:16, Rd 2		BTST #xx:3, @aa:8	2			1		
BTST Rn, @aa:8 2 1 BXOR BXOR #xx:3, Rd 1 BXOR #xx:3, @ERd 2 1 BXOR #xx:3, @ERd 2 1 CMP CMP.B #xx:3, @aa:8 2 1 CMP CMP.B #xx:3, @aa:8 2 1 CMP CMP.B Rs, Rd 1		BTST Rn, Rd	1					
BXOR BXOR #xx:3, @ERd 1 BXOR #xx:3, @ERd 2 1 BXOR #xx:3, @aa:8 2 1 CMP CMP.B #xx:3, @aa:8 2 1 CMP CMP.B #xx:3, @aa:8 2 1 CMP CMP.B #xx:3, @aa:8 2 1 CMP CMP.B #xx:3, @aa:8 2 1 CMP CMP.B #xx:6, Rd 1 1 CMP.W #xx:16, Rd 2		BTST Rn, @ERd	2			1		
BXOR #xx:3, @ERd 2 1 BXOR #xx:3, @aa:8 2 1 CMP CMP.B #xx:3, Rd 1 CMP. CMP.B Rs, Rd 1 CMP.W #xx:16, Rd 2		BTST Rn, @aa:8	2			1		
BXOR #xx:3, @aa:8 2 1 CMP CMP.B #xx:8, Rd 1 CMP.B Rs, Rd 1 CMP.B Rs, Rd 1 CMP.W #xx:16, Rd 2 CMP.W #xx:32, ERd 3 CMP.L #xx:32, ERd 3 CMP.L #xx:32, ERd 1 DAA DAA Rd 1 CMP.U CMP.U DAS DAS Rd 1 CMP.U CMP.U CMP.U DEC DEC.B Rd 1 CMP.U CMP.U	BXOR	BXOR #xx:3, Rd	1					
CMP CMP.B #xx:8, Rd 1 CMP.B Rs, Rd 1 CMP.B Rs, Rd 1 CMP.W #xx:16, Rd 2 CMP.W Rs, Rd 1 CMP.L #xx:32, ERd 3 CMP.L Ers, ERd 1 DAA DAA Rd 1 DAS DAS Rd 1 DEC DEC.B Rd 1 DEC DEC.L #1/2, ERd 1 DUVXS DIVXS.B Rs, Rd 2 DIVXU DIVXU.B Rs, ERd 1 DIVXU DIVXU.B Rs, ERd 1 DIVXUW S, ERd 20 EEPMOV.W 2 2n+2*1 EEPMOV.W 2 2n+2*1 EEPMOV.W 2 2n+2*1 EXTS.L ERd 1 EXTS.L ERd		BXOR #xx:3, @ERd	2			1		
CMP.B Rs, Rd 1 CMP.W #xx:16, Rd 2 CMP.W Rs, Rd 1 CMP.L #xx:32, ERd 3 CMP.L Ers, ERd 1 DAA DAA Rd 1 DAS DAS Rd 1 DEC DEC.B Rd 1 DEC.W #1/2, Rd 1 DUVXS DIVXS.B Rs, Rd 2 DIVXS DIVXS.W Rs, ERd 2 DIVXU DIVXU.B Rs, Rd 1 DIVXU.W Rs, ERd 1 12 DIVXU.W Rs, ERd 1 20 EEPMOV EEPMOV.B 2 2n+2*1 EETS EXTS.W Rd 1 EXTS.L ERd 1 1		BXOR #xx:3, @aa:8	2			1		
CMP.W #xx:16, Rd 2 CMP.W Rs, Rd 1 CMP.L #xx:32, ERd 3 CMP.L ERs, ERd 1 DAA DAA Rd 1 DAS DAS Rd 1 DEC DEC.B Rd 1 DECL #1/2, ERd 1 1 DUVXS DIVXS.B Rs, Rd 2 12 DIVXS DIVXS.B Rs, Rd 2 20 DIVXU DIVXU.B Rs, Rd 1 12 DIVXU DIVXU.B Rs, Rd 1 20 EEPMOV EEPMOV.B 2 2n+2*1 EXTS.L ERd 1 20	CMP	CMP.B #xx:8, Rd	1					
CMP.W Rs, Rd 1 CMP.L #xx:32, ERd 3 CMP.L ERs, ERd 1 DAA DAA Rd 1 DAS DAS Rd 1 DEC DEC.B Rd 1 DEC. W #1/2, Rd 1 DUVXS DIVXS.B Rs, Rd 2 12 DIVXS DIVXS.W Rs, ERd 2 20 DIVXU DIVXU.B Rs, Rd 1 20 EEPMOV. EEPMOV.B 2 2n+2*1 EXTS.W Rd 1 2n+2*1		CMP.B Rs, Rd	1					
CMP.L #xx:32, ERd 3 CMP.L ERs, ERd 1 DAA DAA Rd 1 DAS DAS Rd 1 DEC DEC.B Rd 1 DEC.W #1/2, Rd 1 1 DUVXS DIVXS.B Rs, Rd 2 12 DIVXS DIVXS.W Rs, ERd 2 20 DIVXU DIVXU.B Rs, Rd 1 20 EEPMOV. EEPMOV.B 2 20 EEPMOV.W 2 20 20 DIVXU DIVXU.B Rs, Rd 1 20 EEPMOV.W 2 2n+2*1 20 EEPMOV.W 2 2n+2*1 20 EXTS.L ERd 1 20 2n+2*1		CMP.W #xx:16, Rd	2					
CMP.L ERs, ERd 1 DAA DAA Rd 1 DAS DAS Rd 1 DEC DEC.B Rd 1 DEC. #1/2, Rd 1 1 DUVXS DIVXS.B Rs, Rd 2 12 DIVXS DIVXS.B Rs, Rd 2 20 DIVXU DIVXU.B Rs, Rd 1 12 DIVXU DIVXU.B Rs, Rd 1 20 EEPMOV.B 2 2n+2* ¹ EXTS EXTS.L ERd 1		CMP.W Rs, Rd	1					
DAA DAA Rd 1 DAS DAS Rd 1 DEC DEC.B Rd 1 DEC.W #1/2, Rd 1 1 DUVXS DIVXS.B Rs, Rd 2 12 DIVXS.W Rs, ERd 2 20 DIVXU DIVXU.B Rs, Rd 1 12 DIVXU DIVXU.B Rs, Rd 1 12 DIVXU DIVXU.W Rs, ERd 1 20 EEPMOV EEPMOV.B 2 2n+2*1 EXTS EXTS.W Rd 1 2n+2*1 EXTS EXTS.L ERd 1 1		CMP.L #xx:32, ERd	3					
DAS DAS Rd 1 DEC DEC.B Rd 1 DEC.W #1/2, Rd 1 DEC.L #1/2, ERd 1 DUVXS DIVXS.B Rs, Rd 2 DIVXS.W Rs, ERd 2 20 DIVXU DIVXU.B Rs, Rd 1 12 DIVXU DIVXU.W Rs, ERd 1 20 EEPMOV EEPMOV.B 2 2n+2*1 EXTS EXTS.W Rd 1 2n+2*1		CMP.L ERs, ERd	1					
DEC DEC.B Rd 1 DEC.W #1/2, Rd 1 DEC.L #1/2, ERd 1 DUVXS DIVXS.B Rs, Rd 2 DIVXS.W Rs, ERd 2 20 DIVXU DIVXU.B Rs, Rd 1 DIVXU DIVXU.W Rs, ERd 1 DIVXUW DIVXU.W Rs, ERd 1 DIVXUW DIVXU.W Rs, ERd 1 DIVXUW DIVXU.W Rs, ERd 1 EEPMOV EEPMOV.B 2 EEPMOV.W 2 2n+2*1 EXTS EXTS.W Rd 1 EXTS.L ERd 1 1	DAA	DAA Rd	1					
DEC.W #1/2, Rd 1 DEC.L #1/2, ERd 1 DUVXS DIVXS.B Rs, Rd 2 12 DIVXS.W Rs, ERd 2 20 DIVXU DIVXU.B Rs, Rd 1 12 DIVXU DIVXU.W Rs, ERd 1 20 EEPMOV EEPMOV.B 2 2n+2*1 EEPMOV.W 2 2n+2*1 EXTS EXTS.W Rd 1 EXTS.L ERd	DAS	DAS Rd	1					
DEC.L #1/2, ERd 1 DUVXS DIVXS.B Rs, Rd 2 12 DIVXS.W Rs, ERd 2 20 DIVXU DIVXU.B Rs, Rd 1 12 DIVXU.W Rs, ERd 1 20 EEPMOV EEPMOV.B 2 2n+2*1 EXTS EXTS.W Rd 1 EXTS.L ERd	DEC	DEC.B Rd	1					
DUVXS DIVXS.B Rs, Rd 2 12 DIVXS.W Rs, ERd 2 20 DIVXU DIVXU.B Rs, Rd 1 12 DIVXU DIVXU.W Rs, ERd 1 20 EEPMOV EEPMOV.B 2 2n+2*1 EXTS EXTS.W Rd 1 2n+2*1 EXTS.L ERd 1 2n+2*1		DEC.W #1/2, Rd	1					
DIVXS.W Rs, ERd 2 20 DIVXU DIVXU.B Rs, Rd 1 12 DIVXU.W Rs, ERd 1 20 EEPMOV EEPMOV.B 2 2n+2*1 EEPMOV.W 2 2n+2*1 EXTS EXTS.W Rd 1 EXTS.L ERd 1 1		DEC.L #1/2, ERd	1					
DIVXU DIVXU.B Rs, Rd 1 12 DIVXU.W Rs, ERd 1 20 EEPMOV EEPMOV.B 2 2n+2*1 EEPMOV.W 2 2n+2*1 EXTS EXTS.W Rd 1 EXTS.L ERd 1 1	DUVXS	DIVXS.B Rs, Rd	2					12
DIVXU.W Rs, ERd 1 20 EEPMOV EEPMOV.B 2 2n+2*1 EEPMOV.W 2 2n+2*1 EXTS EXTS.W Rd 1 EXTS.L ERd 1 1		DIVXS.W Rs, ERd	2					20
EEPMOV EEPMOV.B 2 2n+2*1 EEPMOV.W 2 2n+2*1 EXTS EXTS.W Rd 1 EXTS.L ERd 1	DIVXU	DIVXU.B Rs, Rd	1					12
EEPMOV.W 2 2n+2*1 EXTS EXTS.W Rd 1 EXTS.L ERd 1		DIVXU.W Rs, ERd	1					20
EXTS EXTS.W Rd 1 EXTS.L ERd 1	EEPMOV	EEPMOV.B	2			2n+2*1		
EXTS.L ERd 1		EEPMOV.W	2			2n+2*1		
	EXTS	EXTS.W Rd	1					
EXTU EXTU.W Rd 1		EXTS.L ERd	1					
	EXTU	EXTU.W Rd	1					
EXTUL ERd 1		EXTU.L ERd	1					

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
INC	INC.B Rd	1					
	INC.W #1/2, Rd	1					
	INC.L #1/2, ERd	1					
JMP	JMP @ERn	2					
	JMP @aa:24	2					2
	JMP @@aa:8	2	1				2
JSR	JSR @ERn	2		1			
	JSR @aa:24	2		1			2
	JSR @@aa:8	2	1	1			
LDC	LDC #xx:8, CCR	1					
	LDC Rs, CCR	1					
	LDC@ERs, CCR	2				1	
	LDC@(d:16, ERs), CCR	3				1	
	LDC@(d:24,ERs), CCR	5				1	
	LDC@ERs+, CCR	2				1	2
	LDC@aa:16, CCR	3				1	
	LDC@aa:24, CCR	4				1	
MOV	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @ERs, Rd	1			1		
	MOV.B @(d:16, ERs), Rd	2			1		
	MOV.B @(d:24, ERs), Rd	4			1		
	MOV.B @ERs+, Rd	1			1		2
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B @aa:24, Rd	3			1		
	MOV.B Rs, @Erd	1			1		
	MOV.B Rs, @(d:16, ERd)	2			1		
	MOV.B Rs, @(d:24, ERd)	4			1		
	MOV.B Rs, @-ERd	1			1		2
	MOV.B Rs, @aa:8	1			1		

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
MOV	MOV.B Rs, @aa:16	2			1		
	MOV.B Rs, @aa:24	3			1		
	MOV.W #xx:16, Rd	2					
	MOV.W Rs, Rd	1					
	MOV.W @ERs, Rd	1				1	
	MOV.W @(d:16,ERs), Rd	2				1	
	MOV.W @(d:24,ERs), Rd	4				1	
	MOV.W @ERs+, Rd	1				1	2
	MOV.W @aa:16, Rd	2				1	
	MOV.W @aa:24, Rd	3				1	
	MOV.W Rs, @ERd	1				1	
	MOV.W Rs, @(d:16,ERd)	2				1	
	MOV.W Rs, @(d:24,ERd)	4				1	
MOV	MOV.W Rs, @-ERd	1				1	2
	MOV.W Rs, @aa:16	2				1	
	MOV.W Rs, @aa:24	3				1	
	MOV.L #xx:32, ERd	3					
	MOV.L ERs, ERd	1					
	MOV.L @ERs, ERd	2				2	
	MOV.L @(d:16,ERs), ERd	3				2	
	MOV.L @(d:24,ERs), ERd	5				2	
	MOV.L @ERs+, ERd	2				2	2
	MOV.L @aa:16, ERd	3				2	
	MOV.L @aa:24, ERd	4				2	
	MOV.L ERs,@ERd	2				2	
	MOV.L ERs, @(d:16,ERd)	3				2	
	MOV.L ERs, @(d:24,ERd)	5				2	
	MOV.L ERs, @-ERd	2				2	2
	MOV.L ERs, @aa:16	3				2	
	MOV.L ERs, @aa:24	4				2	
MOVFPE	MOVFPE @aa:16, Rd*2	2			1		
MOVTPE	MOVTPE Rs,@aa:16*2	2			1		

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
MULXS	MULXS.B Rs, Rd	2					12
	MULXS.W Rs, ERd	2					20
MULXU	MULXU.B Rs, Rd	1					12
	MULXU.W Rs, ERd	1					20
NEG	NEG.B Rd	1					
	NEG.W Rd	1					
NOP NOT OR ORC	NEG.L ERd	1					
NOP	NOP	1					
NOT	NOT.B Rd	1					
	NOT.W Rd	1					
	NOT.L ERd	1					
OR	OR.B #xx:8, Rd	1					
	OR.B Rs, Rd	1					
	OR.W #xx:16, Rd	2					
	OR.W Rs, Rd	1					
	OR.L #xx:32, ERd	3					
	OR.L ERs, ERd	2					N 12 20 12
ORC	ORC #xx:8, CCR	1					
POP	POP.W Rn	1				1	2
	POP.L ERn	2				2	2
PUSH	PUSH.W Rn	1				1	2
	PUSH.L ERn	2				2	2
ROTL	ROTL.B Rd	1					
	ROTL.W Rd	1					
	ROTL.L ERd	1					
ROTR	ROTR.B Rd	1					
	ROTR.W Rd	1					
	ROTR.L ERd	1					
ROTXL	ROTXL.B Rd	1					
	ROTXL.W Rd	1					
	ROTXL.L ERd	1					

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
ROTXR	ROTXR.B Rd	1					
	ROTXR.W Rd	1					
	ROTXR.L ERd	1					
RTE	RTE	2		2			2
RTS	RTS	2		1			2
SHAL	SHAL.B Rd	1					
	SHAL.W Rd	1					
	SHAL.L ERd	1					
SHAR	SHAR.B Rd	1					
	SHAR.W Rd	1					
	SHAR.L ERd	1					
SHLL	SHLL.B Rd	1					
	SHLL.W Rd	1					
	SHLL.L ERd	1					
SHLR	SHLR.B Rd	1					
	SHLR.W Rd	1					
	SHLR.L ERd	1					
SLEEP	SLEEP	1					
STC	STC CCR, Rd	1					
	STC CCR, @ERd	2				1	
	STC CCR, @(d:16,ERd)	3				1	
	STC CCR, @(d:24,ERd)	5				1	
	STC CCR,@-ERd	2				1	2
	STC CCR, @aa:16	3				1	
	STC CCR, @aa:24	4				1	
SUB	SUB.B Rs, Rd	1					
	SUB.W #xx:16, Rd	2					
	SUB.W Rs, Rd	1					
	SUB.L #xx:32, ERd	3					
	SUB.L ERs, ERd	1					
SUBS	SUBS #1/2/4, ERd	1					

Instruction	Mnemonic	Instruction Fetch I	Branch Addr. Read J	Stack Operation K	Byte Data Access L	Word Data Access M	Internal Operation N
SUBX	SUBX #xx:8, Rd	1					
	SUBX. Rs, Rd	1					
XOR	XOR.B #xx:8, Rd	1					
	XOR.B Rs, Rd	1					
	XOR.W #xx:16, Rd	2					
	XOR.W Rs, Rd	1					
	XOR.L #xx:32, ERd	3					
	XOR.L ERs, ERd	2					
XORC	XORC #xx:8, CCR	1					

Notes: 1. n: Specified value in R4L. The source and destination operands are accessed n+1 times respectively.

2. It can not be used in this LSI.



A.4 Combinations of Instructions and Addressing Modes

Table A.5 Combinations of Instructions and Addressing Modes

						A	ddres	sing	Mode					
Functions	Instructions	xx#	Rn	@ERn	@(d:16.ERn)	@(d:24.ERn)	@ERn+/@ERn	@ aa:8	@aa:16	@aa:24	@(d:8.PC)	@(d:16.PC)	@ @aa:8	I
Data	MOV	BWL	BWL	BWL	BWL	BWL	BWL	В	BWL	BWL	—	—	—	—
transfer	POP, PUSH	—	—	—	_	_	—	_	_	—	—	—	—	WL
instructions	MOVFPE,	_	—	_	_	_	—	_	_	_	—	—	—	_
	MOVTPE													
Arithmetic	ADD, CMP	BWL	BWL	_	_	—	_	_	_	_	_	—	_	_
operations	SUB	WL	BWL	-	_	_	_	_	_	—	_	-	—	—
	ADDX, SUBX	В	В	-	_	_	_	_	_	_	_	-	—	—
	ADDS, SUBS	_	L	_	_	_	_	_	_	_	_	_	_	_
	INC, DEC	_	BWL	_	_	_	_	_	_	_	_	_	_	_
	DAA, DAS	_	В	_	_	_	_	_	_	_	_	_	_	_
	MULXU,	_	BW	_	_	_	_	_	_	_	_		_	_
	MULXS,													
	DIVXU,													
	DIVXS													
	NEG	_	BWL	_	_	_	_	_	_	_	_	_	_	_
	EXTU, EXTS	_	WL	_	_	_	_	_	_	_	_	_	_	_
Logical	AND, OR, XOR	_	BWL	_	_	_	_	_	_	_	_	_	_	_
operations	NOT	_	BWL	_	_	_	_	_	_	_	_	_	_	_
Shift operation	ons	_	BWL	_	_	_	_	_	_	_	_	_	_	_
Bit manipula		_	В	В	_	_	_	В	_	_	_	_	_	_
Branching	BCC, BSR	_	_	_	_	_		_	_	_	_	_	_	_
instructions	JMP, JSR	_	_	$\overline{\mathbf{O}}$	_	_	_	_	-	_	0	$\overline{\mathbf{O}}$	_	_
	RTS	_	_	_	_	_	_	_	_	\circ	_	_	0	_
System	RTE	_	_	_	_	_	_	_	_	_	_	_	_	0
control	SLEEP	_	_	_	_	—		_	—	_	_	_	_	Õ
instructions	LDC	В	В	w	w	W	W	_	W	W	_	_	_	Õ
	STC	_	В	W	W	W	W	_	W	W	_	_		_
	ANDC, ORC, XORC	В	-	-	_	_	-	_	-	—		_	_	—
	NOP	-	—	-	_	—	_	_	-	—	_	—	—	0
Block data tr	ansfer instructions	—	—	—	_	—	—	—	—	—	_	—	—	BW

B. I/O Ports

B.1 I/O Port Block Diagrams




Figure B.1 (a) Port 1 Block Diagram (P16) (F-ZTAT Version)




Figure B.1 (b) Port 1 Block Diagram (P16) (Masked ROM Version)




Figure B.1 (c) Port 1 Block Diagram (P15 to P12)




Figure B.1 (d) Port 1 Block Diagram (P11, P10)






Figure B.2 (a) Port 3 Block Diagram (P37) (F-ZTAT Version)




Figure B.2 (b) Port 3 Block Diagram (P37) (Masked ROM Version)




Figure B.2 (c) Port 3 Block Diagram (P36) (F-ZTAT Version)




Figure B.2 (d) Port 3 Block Diagram (P36) (Masked ROM Version)






Figure B.2 (e) Port 3 Block Diagram (P32)





Figure B.2 (f) Port 3 Block Diagram (P31)








Figure B.2 (g) Port 3 Block Diagram (P30)







Figure B.3 (a) Port 4 Block Diagram (P42)






Figure B.3 (b) Port 4 Block Diagram (P41)






Figure B.3 (c) Port 4 Block Diagram (P40)






Figure B.4 Port 5 Block Diagram












Figure B.6 Port 7 Block Diagram








Figure B.8 (a) Port 9 Block Diagram (P93)





Figure B.8 (b) Port 9 Block Diagram (P92)







Figure B.8 (c) Port 9 Block Diagram (P91, P90)









Figure B.10 (a) Port B Block Diagram (PB7 to PB3)







Figure B.10 (b) Port B Block Diagram (PB2 to PB0)



B.2 Port States in Each Operating State

Port	Reset	Sleep (High-Speed/ Medium-Speed)	Subsleep	Standby	Subactive	Active (High-Speed/ Medium-Speed)	Watch
P16 to P10	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P37, P36, P32 to P30	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P42 to P40	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P57 to P50	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P67 to P60	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P77 to P70	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P87 to P80	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
P93 to P90	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
PA3 to PA0	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	Retained
PB7 to PB5, PB4, PB3, PB2 to PB0	High impedance	High impedance	High impedance	High impedance*	High impedance	High impedance	High impedance

Notes: * Registers are retained and output level is high impedance.



C. Product Code Lineup

Product Classification		Product Code	Model Marking	Package (Package Code)		
H8/38076R	H8/38076R	Flash memory	Regular specifications	HD64F38076RH4	F38076H4	80 pin QFP (FP-80A)
Group		version		HD64F38076RH10	F38076H10	_
				HD64F38076RW4	F38076W4	80 pin TQFP (TFP-80C)
				HD64F38076RW10	F38076W10	
				HD64F38076RLP4V	F38076RLP4V	80 pin P-TFLGA
				HD64F38076RLP10V	F38076RLP10V	(TLP-85V)
				HCD64F38076RC4	_	Chip
				HCD64F38076RC10	_	Chip
			Wide-range	HD64F38076RH10W	F38076H10	80 pin QFP (FP-80A)
	s	specifications	HD64F38076RW10W	F38076W10	80 pin TQFP (TFP-80C)	
			HD64F38076RLP10WV	F38076RLP10WV	80 pin P-TFLGA (TLP-85V)	
		Masked ROM	Regular specifications	HD64338076RH	38076(***)H	80 pin QFP (FP-80A)
		version		HD64338076RW	38076(***)W	80 pin TQFP (TFP-80C)
			HD64338076RLPV	38076R(***)LPV	80 pin P-TFLGA (TLP-85V)	
			HCD64338076R	_	Chip	
			Wide-range	HD64338076RHW	38076(***)H	80 pin QFP (FP-80A)
			specifications	HD64338076RWW	38076(***)W	80 pin TQFP (TFP-80C)
				HD64338076RLPWV	38076R(***)LPWV	80 pin P-TFLGA (TLP-85V)


Product Clas	sification			Product Code	Model Marking	Package (Package Code)
H8/38076R	H8/38075R	Masked ROM	Regular specifications	HD64338075RH	38075(***)H	80 pin QFP (FP-80A)
Group		version		HD64338075RW	38075(***)W	80 pin TQFP (TFP-80C)
				HD64338075RLPV	38075R(***)LPV	80 pin P-TFLGA (TLP-85V)
				HCD64338075R	_	Chip
			Wide-range	HD64338075RHW	38075(***)H	80 pin QFP (FP-80A)
			specifications	HD64338075RWW	38075(***)W	80 pin TQFP (TFP-80C)
				HD64338075RLPWV	38075R(***)LPWV	80 pin P-TFLGA (TLP-85V)
	H8/38074R	Masked ROM	Regular specifications	HD64338074RH	38074(***)H	80 pin QFP (FP-80A)
		version		HD64338074RW	38074(***)W	80 pin TQFP (TFP-80C
				HD64338074RLPV	38074R(***)LPV	80 pin P-TFLGA (TLP-85V)
				HCD64338074R	_	Chip
			Wide-range specifications	HD64338074RHW	38074(***)H	80 pin QFP (FP-80A)
				HD64338074RWW	38074(***)W	80 pin TQFP (TFP-80C
				HD64338074RLPWV	38074R(***)LPWV	80 pin P-TFLGA (TLP-85V)
	H8/38073R	Masked ROM	Regular specifications	HD64338073RH	38073(***)H	80 pin QFP (FP-80A)
	version		HD64338073RW	38073(***)W	80 pin TQFP (TFP-80C	
				HD64338073RLPV	38073R(***)LPV	80 pin P-TFLGA (TLP-85V)
				HCD64338073R	_	Chip
			Wide-range specifications	HD64338073RHW	38073(***)H	80 pin QFP (FP-80A)
				HD64338073RWW	38073(***)W	80 pin TQFP (TFP-80C
				HD64338073RLPWV	38073R(***)LPWV	80 pin P-TFLGA (TLP-85V)

[Legend] (***): ROM code

D. Package Dimensions

The package dimensions that are shown in the Renesas Semiconductor Packages Data Book have priority.





MASS[Typ.] 1.29

Previous Code FP-80A/FP-80AV

RENESAS Code PRQP0080JB-A

JEITA Package Code P-QFP80-14x14-0.65

Figure D.1 Package Dimensions (FP-80A)

61

Appendix




Figure D.2 Package Dimensions (TFP-80C)

Renesas




Figure D.3 Package Dimensions (TLP-85V)

E. Chip Form Specifications




Figure E.1 Cross-Sectional View of Chip (HCD64338076R, HCD64338075R, HCD64338074R, and HCD64338073R)




Figure E.2 Cross-Sectional View of Chip (HCD64F38076R)

F. Bonding Pad Form






Figure F.1 Bonding Pad Form (HCD64F38076R, HCD64338076R, HCD64338075R, HCD64338073R)








Figure G.1 Chip Tray Specifications (HCD64338076R, HCD64338075R, HCD64338074R, and HCD64338073R)




Figure G.2 Chip Tray Specifications (HCD64F38076R)

Appendix



Index

Numerics

16-bit timer mode	222
16-bit timer pulse unit	231
8-bit timer mode	223

A

A/D converter	385
Absolute address	44
Acknowledge	438
Address break	463
Addressing modes	43
Arithmetic operations instructions	34
Asynchronous Event Counter (AEC)	279
Asynchronous mode	330

B

Bit manipulation instructions	37
Bit rate	319
Bit synchronous circuit	456
Block data transfer instructions	41
Boot mode	141
Boot program	140
Branch instructions	39
Break	354

С

Clock pulse generators	95
Clocked synchronous mode	342
Clocked synchronous serial format	447
Condition field	42
Condition-code register (CCR)	27
Counter operation	250
CPU	23

D

Data reading procedure	211
Data transfer instructions	. 33

E

Effective address	47
Effective address extension	42
Erase/erase-verify	148
Erasing units	134
Error protection	150
Exception handling	59

F

Flash memory	133
Framing error	338
Free-running count operation	251

G

General registers	
-------------------	--

H

I

I/O ports	157
I ² C bus format	437
I ² C bus interface 2 (IIC2)	421
Immediate	45
Initial setting procedure	210
Input capture function	253
Input capture signal timing	267

Instruction set	32
Interrupt mask bit (I)	27
IrDA	348

L

Large current ports	2
LCD controller/driver	. 399
LCD display	. 410
LCD RAM	. 412
Logic operations instructions	36

M

Mark state	354
Memory indirect	
Memory map	
Module standby function	129

Ν

Noise canceler 4	50
------------------	----

0

On-board programming modes	140
Operation field	42
Output compare output timing	266
Overrun error	338

P

Package	2
Parity error	338
Periodic count operation	251
Pin assignment	4
Power-down modes	109
Power-down states	151
Power-on reset circuit	459

Program counter (PC)	27
Program/program-verify	145
Program-counter relative	45
Programmer mode	151
Programming units	134
Programming/erasing in user program	
mode	143

R

RAM	
Realtime clock (RTC).	
Register direct	
Register field	
Register indirect	
Register indirect with d	lisplacement44
Register indirect with p	ost-increment 44
Register indirect with p	pre-decrement 44
Registers	
ABRKCR2	464, 471, 478, 483
ABRKSR2	466, 471, 478, 483
ADRR	387, 473, 479, 485
ADSR	389, 473, 479, 485
AEGSR	283, 472, 478, 484
AMR	388, 473, 479, 485
BAR2H	466, 472, 478, 483
BAR2L	466, 472, 478, 483
BDR2H	466, 472, 478, 483
BDR2L	466, 472, 478, 483
BGRMR	409, 472, 478, 484
BRR	319, 472, 479, 484
CKSTPR1	113, 475, 481, 486
CKSTPR2	113, 475, 481, 486
EBR1	138, 470, 476, 482
ECCR	284, 472, 478, 484
ECCSR	285, 472, 478, 484
ЕСН	287, 472, 478, 484
ECL	287, 472, 478, 484
ECPWCR	281, 472, 478, 483
ECPWDR	282, 472, 478, 483



	120 470 476 402
FENR	
FLMCR1	
FLMCR2	
FLPWCR	
ICCR1	
ICCR2	427, 471, 477, 483
ICDRR	436, 471, 477, 483
ICDRS	
ICDRT	436, 471, 477, 483
ICIER	431, 471, 477, 483
ICMR	429, 471, 477, 483
ICSR	433, 471, 477, 483
IEGR	
IENR	
INTM	
IPR	
IrCR	
IRR	, , ,
IWPR	
LCR	
LCR2	
LPCR	
LTRMR	
OCR	
OSCCR	
PCR1	
PCR3	
PCR4	
PCR5	
PCR6	
PCR7	
PCR8	
PCR9	
PCRA	
PDR1	
PDR3	
PDR4	
PDR5	
PDR6	
PDR7	100, 474, 480, 480

PDR8	
PDR9	. 188, 474, 480, 485
PDRA	. 191, 474, 480, 485
PDRB	. 194, 474, 480, 485
PMR1	. 159, 473, 479, 485
PMR3	. 168, 473, 479, 485
PMR4	. 173, 473, 479, 485
PMR5	
PMR9	
PMRB	
PUCR1	
PUCR3	
PUCR5	
PUCR6	
PWCR	
PWDR	
RDR	
RHRDR	. 204, 471, 477, 483
RMINDR	.203, 471, 477, 483
RSECDR	
RSR	
RTCCR1	
RTCCR2	
RTCCSR	. 208, 471, 477, 483
RTCFLG	. 209, 471, 477, 483
RWKDR	. 205, 471, 477, 483
SAR	. 435, 471, 477, 483
SCR3	
SCR4	
SCSR4	. 364, 470, 476, 482
SMR	. 311, 472, 479, 484
SPCR	. 327, 472, 478, 484
SSR	
SUB32CR	97, 471, 477, 483
SYSCR1	
SYSCR2	. 112, 474, 480, 486
ТС	
TCNT	. 245, 470, 476, 482
TCR	
TCRF	

TCSRF	
TCSRWD	
TCWD	
TDR	
TGR	
TIER	
TIOR	
TMDR	237, 470, 476, 482
TMWD	
TSR	
TSTR	
TSYR	
WEGR	74, 472, 478, 484
ROM	

S

Serial Communication Interface 3 305
Serial Communication Interface 4 359
Shift instructions
Slave address
Sleep mode 121
Software protection
Stack pointer (SP)
Standby mode 121

Start condition	
Stop condition	
Subactive mode	123
Subclock generator	101
Subsleep mode	122
Synchronous operation	
System clock generator	99
System control instructions	40

Т

TCNT count timing	265
Timer F	215
Toggle output	252
Transfer rate	426

V

Vector address)
----------------	---

W

Watchdog timer	. 295
Waveform output by compare match	.252

Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8/38076R Group

Publication Date:	Rev.1.00, November 2003
	Rev.4.00, August 23, 2006
Published by:	Sales Strategic Planning Div.
	Renesas Technology Corp.
Edited by:	Customer Support Department
	Global Strategic Communication Div.
	Renesas Solutions Corp.

©2006. Renesas Technology Corp., All rights reserved. Printed in Japan.

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: -8852- 2265-6688, Fax: -8852- 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65- 6213-0200, Fax: <65- 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9300, Fax: <603> 7955-9510

H8S/38076R Group Hardware Manual





RenesasTechnologyCorp. 2-6-2, Ote-machi, Chiyoda-ku, Tokyo, 100-0004, Japan